共 50 条
- [41] Signal-path driven partition and placement for analog circuit ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 694 - 699
- [43] Utilizing the Bulk-driven Technique in Analog Circuit Design PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 16 - 19
- [44] Artificial Neural Network Driven Optimization for Analog Circuit Performance 2024 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE, LAEDC, 2024,
- [47] Designer-driven topology optimization for pipelined analog to digital converters DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 279 - 280
- [48] CHUA'S CIRCUIT TOPOLOGY EVOLUTION USING GENETIC ALGORITHM INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2010, 20 (03): : 687 - 696
- [49] An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 406 - 411
- [50] Wide Quantum Circuit Optimization with Topology Aware Synthesis 2022 IEEE/ACM THIRD INTERNATIONAL WORKSHOP ON QUANTUM COMPUTING SOFTWARE (QCS), 2022, : 1 - 11