An Evolution-Driven Analog Circuit Topology Synthesis

被引:0
|
作者
Rojec, Ziga [1 ]
Burmen, Arpad [1 ]
Fajfar, Iztok [1 ]
机构
[1] Univ Ljubljana, Fac Elect Engn, Ljubljana, Slovenia
关键词
OPTIMIZATION;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A design of an analog circuit is often a time consuming, iterative procedure, which strongly depends on designer's knowledge and experience. A designer is facing tough requirements for designing within a time budget and consuming as few resources (both human and material) as possible. We designed a system that can assist and speed-up a design process. Based on a high-level statement describing the circuit functionality, the system evolves both a topology and parameters using a bio inspired evolutionary algorithm. Each circuit within a population is coded as a multidimensional chromosome. Proof of concept is given by a fully-automatic evolution of a 1 KHz low-pass passive filter.
引用
收藏
页数:6
相关论文
共 50 条
  • [41] Signal-path driven partition and placement for analog circuit
    Long, Di
    Hong, Xianlong
    Dong, Sheqin
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 694 - 699
  • [42] Post-layout simulation driven analog circuit sizing
    Xiaohan GAO
    Haoyi ZHANG
    Siyuan YE
    Mingjie LIU
    David Z.PAN
    Linxiao SHEN
    Runsheng WANG
    Yibo LIN
    Ru HUANG
    Science China(Information Sciences), 2024, 67 (04) : 289 - 300
  • [43] Utilizing the Bulk-driven Technique in Analog Circuit Design
    Khateb, Fabian
    Biolek, Dalibor
    Khatib, Nabhan
    Vavra, Jiri
    PROCEEDINGS OF THE 13TH IEEE SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS, 2010, : 16 - 19
  • [44] Artificial Neural Network Driven Optimization for Analog Circuit Performance
    Singhal, Anant
    Goyal, Priyanshi
    Agarwal, Harshit
    2024 IEEE LATIN AMERICAN ELECTRON DEVICES CONFERENCE, LAEDC, 2024,
  • [45] Post-layout simulation driven analog circuit sizing
    Gao, Xiaohan
    Zhang, Haoyi
    Ye, Siyuan
    Liu, Mingjie
    Pan, David Z.
    Shen, Linxiao
    Wang, Runsheng
    Lin, Yibo
    Huang, Ru
    SCIENCE CHINA-INFORMATION SCIENCES, 2024, 67 (04)
  • [46] An Automated Topology Synthesis Framework for Analog Integrated Circuits
    Zhao, Zhenxin
    Zhang, Lihong
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (12) : 4325 - 4337
  • [47] Designer-driven topology optimization for pipelined analog to digital converters
    Chien, YT
    Chen, D
    Lou, JH
    Ma, GK
    Rutenbar, RA
    Mukherjee, T
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 279 - 280
  • [48] CHUA'S CIRCUIT TOPOLOGY EVOLUTION USING GENETIC ALGORITHM
    Rak, Adam
    Gandhi, Gaurav
    Cserey, Gyoergy
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2010, 20 (03): : 687 - 696
  • [49] An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis
    Nunez-Aldana, A
    Vemuri, R
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, 1999, : 406 - 411
  • [50] Wide Quantum Circuit Optimization with Topology Aware Synthesis
    Weiden, Mathias
    Kalloor, Justin
    Kubiatowicz, John
    Younis, Ed
    Iancu, Costin
    2022 IEEE/ACM THIRD INTERNATIONAL WORKSHOP ON QUANTUM COMPUTING SOFTWARE (QCS), 2022, : 1 - 11