Framework for FPGA-based discrete biorthogonal wavelet transforms implementation

被引:7
|
作者
Uzun, I. S. [1 ]
Amira, A.
机构
[1] Queens Univ Belfast, Sch Elect Elect & Comp Sci, Belfast, Antrim, North Ireland
[2] Brunel Univ, Sch Engn & Design, Uxbridge UB8 3PH, Middx, England
来源
关键词
D O I
10.1049/ip-vis:20045080
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The discrete wavelet transform has taken its place at the forefront of research for the development of signal and image processing applications. These wavelet-based approaches have outperformed existing strategies in many areas including telecommunication, numerical analysis and, most notably, image/video compression. The authors present an investigation into the design and implementation of 1-D and 2-D discrete biorthogonal wavelet transforms (DBWTs) using a field programmable gate array (FPGA)-based rapid prototyping environment. The proposed architectures for DBWTs are scalable, modular and have less area and time complexity when compared with existing structures. FPGA implementation results based on a Xilinx Virtex-2000E device have shown that the proposed system provides an efficient solution for the processing of DBWTs in real-time.
引用
收藏
页码:721 / 734
页数:14
相关论文
共 50 条
  • [41] Implementation of an FPGA-Based Vision Localization
    Lee, Wen-Yo
    Bo-Jhih, Chen
    Wu, Chieh-Tsai
    Shih, Ching-Long
    Tsai, Ya-Hui
    Fan, Yi-Chih
    Lee, Chiou-Yng
    Chen, Ti-Hung
    [J]. GENETIC AND EVOLUTIONARY COMPUTING, VOL II, 2016, 388 : 233 - 242
  • [42] FPGA Implementation of Highly Modular Fast Universal Discrete Transforms
    Potipantong, Panan
    Sirisuk, Phaophak
    Oraintara, Soontorn
    Worapishet, Apisak
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (04): : 576 - 586
  • [43] Pipelined Architecture for Discrete Wavelet Transform Implementation on FPGA
    Bahoura, Mohammed
    Ezzaidi, Hassan
    [J]. 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 459 - 462
  • [44] FPGA discrete wavelet transform encoder/decoder implementation
    Cox, Pedro Henrique
    de Carvalho, Aparecido Augusto
    [J]. NEURAL INFORMATION PROCESSING, PT 3, PROCEEDINGS, 2006, 4234 : 1113 - 1121
  • [45] Max-plus algebra-based wavelet transforms and their FPGA implementation for image coding
    Nobuhara, Hajime
    Trieu, Dang Ba Khac
    Maruyama, Tsutomu
    Bede, Barnabas
    [J]. INFORMATION SCIENCES, 2010, 180 (17) : 3232 - 3247
  • [46] A design for an FPGA-based implementation of Rijndael cipher
    Abdelhalim, MB
    Aslan, HK
    Farouk, H
    [J]. ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 897 - 912
  • [47] FPGA-based implementation of synchronous Petri Nets
    Chang, N
    Kwon, WH
    Park, J
    [J]. PROCEEDINGS OF THE 1996 IEEE IECON - 22ND INTERNATIONAL CONFERENCE ON INDUSTRIAL ELECTRONICS, CONTROL, AND INSTRUMENTATION, VOLS 1-3, 1996, : 469 - 474
  • [48] FPGA-based implementation of a serial RSA processor
    Mazzeo, A
    Romano, L
    Saggese, GR
    Mazzocca, N
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, 2003, : 582 - 587
  • [49] An efficient wavelet image encoder for FPGA-based designs
    Lanuzza, M
    Perri, S
    Corsonello, P
    Cocorullo, G
    [J]. 2005 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS - DESIGN AND IMPLEMENTATION (SIPS), 2005, : 652 - 656
  • [50] Design of silicon IP cores for biorthogonal wavelet transforms
    Masud, S
    McCanny, JV
    [J]. JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2001, 29 (03): : 179 - 196