Polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain

被引:19
|
作者
Peng, DZ [1 ]
Chang, TC
Shih, PS
Zan, HW
Huang, TY
Chang, CY
Liu, PT
机构
[1] Natl Chiao Tung Univ, Inst Elect, Hsinchu 30039, Taiwan
[2] Natl Sun Yat Sen Univ, Dept Phys, Kaohsiung 80424, Taiwan
[3] Natl Nano Device Lab, Hsinchu 300, Taiwan
关键词
D O I
10.1063/1.1528727
中图分类号
O59 [应用物理学];
学科分类号
摘要
We have fabricated a polycrystalline silicon thin-film transistor with self-aligned SiGe raised source/drain (SiGe-RSD TFT). The SiGe-RSD regions were grown selectively by ultrahigh vacuum chemical vapor deposition at 550 degreesC. It was observed that, with SiH4 and GeH4 gas flow rates of 5 and 2 sccm, respectively, the poly-SiGe could be selectively grown up to 100 nm for source/drain regions. The resultant transistor structure features an ultrathin active channel region (20 nm) and a self-aligned thick source/drain region (120 nm), which is ideally suited for optimum performance. The significant improvements in electrical characteristics, such as higher turn-on current, lower leakage current, and higher drain breakdown voltage have been observed in the SiGe-RSD TFT, compared to the conventional TFT counterpart. These results indicate that TFTs with SiGe raised source/drain structure would be highly promising for ultrathin TFTs applications. (C) 2002 American Institute of Physics.
引用
收藏
页码:4763 / 4765
页数:3
相关论文
共 50 条
  • [41] A polycrystalline silicon thin-film transistor with a thin amorphous buffer
    Kim, KW
    Cho, KS
    Jang, J
    IEEE ELECTRON DEVICE LETTERS, 1999, 20 (11) : 560 - 562
  • [42] Self-Heating of Laterally Grown Polycrystalline Silicon Thin-Film Transistor
    Watanabe, Kazunori
    Asano, Tanemasa
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2009, 48 (03)
  • [43] A NEW SELF-ALIGNED SUBTRACTIVE GATE PROCESS FOR HIGH-VOLTAGE AND COMPLEMENTARY POLYCRYSTALLINE SILICON THIN-FILM TRANSISTORS
    WU, IW
    HUANG, TY
    LEWIS, AG
    CHUANG, TC
    CHIANG, A
    JOURNAL OF APPLIED PHYSICS, 1990, 68 (09) : 4900 - 4902
  • [44] A Reduced Mask-Count Technology for Complementary Polycrystalline Silicon Thin-Film Transistors With Self-Aligned Metal Electrodes
    Zhang, Dongli
    Kwok, Hoi-Sing
    Wong, Man
    IEEE ELECTRON DEVICE LETTERS, 2009, 30 (01) : 33 - 35
  • [45] Raised Source/Drain (RSD) and Vertical Lightly Doped Drain (LDD) Poly-Si Thin-Film Transistor
    Chien, Feng-Tso
    Ye, Jing
    Yen, Wei-Cheng
    Chen, Chii-Wen
    Lin, Cheng-Li
    Tsai, Yao-Tsung
    MEMBRANES, 2021, 11 (02) : 1 - 11
  • [46] A novel thin-film transistor with step gate-overlapped lightly doped drain and raised source/drain design
    Chien, Feng-Tso
    Chen, Jian-Liang
    Chen, Chien-Ming
    Chen, Chii-Wen
    Cheng, Ching-Hwa
    Chiu, Hsien-Chin
    SOLID-STATE ELECTRONICS, 2017, 137 : 10 - 15
  • [47] A SELF-ALIGNED, TRILAYER, A-SIH THIN-FILM TRANSISTOR PREPARED FROM 2 PHOTOMASKS
    KUO, Y
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1992, 139 (04) : 1199 - 1204
  • [48] Fabrication of source and drain regions of self-aligned ZrInZnO thin-film transistors using a solution of tin and poly(propylene carbonate)
    Huynh Thi Cam Tu
    Inoue, Satoshi
    Nishioka, Kiyoshi
    Fujimoto, Nobutaka
    Karashima, Shuichi
    Shimoda, Tatsuya
    JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (10)
  • [49] Impact of SiNx capping on the formation of source/drain contact for In-Ga-Zn-O thin film transistor with self-aligned gate
    Oh, Himchan
    Pi, Jae-Eun
    Hwang, Chi-Sun
    Kwon, Oh-Sang
    APPLIED PHYSICS LETTERS, 2017, 111 (25)
  • [50] Reduction of Gate-Induced Drain Leakage Current of Polycrystalline Silicon Thin-Film Transistor by Drain Bias Sweeping
    Zhang, Dongli
    Wang, Mingxing
    Wang, Huaisheng
    Wu, Yong
    Zhou, Haiqin
    He, Jin
    PROCEEDINGS OF THE 22ND INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA 2015), 2015, : 382 - 385