VLSI Architecture of Euclideanized BM Algorithm for Reed-Solomon Code

被引:0
|
作者
Chen, Huang-Chi [1 ,2 ]
Chang, Yu-Wen [3 ]
Hwang, Rey-Chue [1 ]
机构
[1] I Shou Univ, Dept Elect Engn, Kaohsiung 840, Taiwan
[2] Far E Univ, Dept Management Informat Syst, Tainan 744, Taiwan
[3] Natl Kaohsiung Marine Univ, Dept Elect Commun Engn, Kaohsiung 840, Taiwan
关键词
error correcting code; Reed-Solomon code; Berlekamp's key equation; Euclidean algorithm; VLSI; architecture;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In 1988, Eastman showed that the Euclideanized Berlekamp-Massey (BM) algorithm can be used to eliminate the calculation of discrepancies and the divisions of the finite field elements to find the errata locator polynomial in a Reed-Solomon (RS) decoder. However, the separate computations of the errata locator and the errata evaluator polynomials are still needed in Eastman's decoder. In this paper, a modified decoding algorithm based on the idea of Eastman is presented. It is derived to solve the errata locator and the errata evaluator polynomials simultaneously without performing the operations of polynomial division and field element inversion. Moreover, the weights used to represent the discrepancies at each iteration can be directly extracted from the coefficient. Therefore, the proposed algorithm saves many controlling circuits and provides a modular VLSI architecture with parallel. As a consequence, it is simple and easy to implement. And the decoding complexity of the algorithm proposed by Eastman can be further reduced.
引用
收藏
页码:1041 / 1054
页数:14
相关论文
共 50 条
  • [1] VLSI architecture of modified Euclidean algorithm for Reed-Solomon code
    Chang, YW
    Truong, TK
    Jeng, JH
    [J]. INFORMATION SCIENCES, 2003, 155 (1-2) : 139 - 150
  • [2] VLSI architecture design of modified Euclidean algorithm for reed-solomon code
    Chang, YW
    Jeng, JH
    Truong, TK
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 304 - 306
  • [3] VLSI Architecture for Reed-Solomon Decoder
    Kumar, A. T. Rajesh
    Rao, A. Sarveswara
    Kumar, Ratna K., V
    [J]. JOURNAL OF SPACECRAFT TECHNOLOGY, 2011, 21 (02): : 1 - 11
  • [4] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON ENCODERS
    LIU, KY
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1982, 31 (02) : 170 - 175
  • [5] ARCHITECTURE FOR VLSI DESIGN OF REED-SOLOMON DECODERS
    LIU, KY
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1984, 33 (02) : 178 - 189
  • [6] A new scalable VLSI architecture for Reed-Solomon decoders
    Wilhelm, W
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (03) : 388 - 396
  • [7] A Low Complexity VLSI Architecture for Reed-Solomon Decoder
    Khalesi, Hasan
    Nabavi, A.
    Bornoosh, B.
    [J]. ICSPC: 2007 IEEE INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND COMMUNICATIONS, VOLS 1-3, PROCEEDINGS, 2007, : 1551 - 1554
  • [8] VLSI design of Reed-Solomon decoder based on new architecture of modified Euclidean algorithm
    Zeng, XY
    Gu, ZY
    Chen, C
    Zhang, QL
    [J]. 2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 836 - 839
  • [9] An area-efficient VLSI architecture for Reed-Solomon decoder
    Guo, YF
    Li, ZC
    Wang, Q
    [J]. INTERNATIONAL SYMPOSIUM ON COMMUNICATIONS AND INFORMATION TECHNOLOGIES 2005, VOLS 1 AND 2, PROCEEDINGS, 2005, : 1154 - 1158
  • [10] A VLSI architecture for cellular automata based Reed-Solomon decoder
    Nandi, S
    Rambabu, C
    Chaudhari, PP
    [J]. FOURTH INTERNATIONAL SYMPOSIUM ON PARALLEL ARCHITECTURES, ALGORITHMS, AND NETWORKS (I-SPAN'99), PROCEEDINGS, 1999, : 158 - 165