A fast and accurate delay dependent method for switching estimation of large combinational circuits

被引:2
|
作者
Theoharis, S
Theodoridis, G
Soudris, D [1 ]
Goutis, C
Thanailakis, A
机构
[1] Democritus Univ Thrace, Dept Elect & Comp Engn, VLSI Design & Testing Ctr, GR-67100 Xanthi, Greece
[2] Univ Patras, Dept Elect & Comp Engn, VLSI Design & Testing Ctr, Rion 26110, Greece
[3] ALMA Technol, Pikermi Attika 19009, Greece
关键词
gate level; power estimation; CMOS circuit; low power design; computer aided design;
D O I
10.1016/S1383-7621(02)00120-0
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Assuming inertial gate delay model, the first-order temporal correlation and the structural dependencies, a probabilistic method to estimate the switching activity of a combinational circuit, is introduced. To capture the first temporal correlation a novel mathematical model and the associated new formulas are derived. Also, a modified boolean function, which describes the logic and timing behavior of each signal, is introduced. To capture the structural dependencies an efficient new method to partition a large circuit into small independent sub-circuits is proposed. Finally, an algorithm that evaluates the switching activity of any circuit node is presented. (C) 2002 Elsevier Science B.V. All rights reserved.
引用
下载
收藏
页码:113 / 124
页数:12
相关论文
共 50 条
  • [41] Improving the accuracy of support-set finding method for power estimation of combinational circuits
    Choi, H
    Hwang, SH
    EUROPEAN DESIGN & TEST CONFERENCE - ED&TC 97, PROCEEDINGS, 1997, : 526 - 530
  • [42] Fast and accurate scale estimation method for object tracking
    Rampal, Karan
    Sakurai, Kazuyuki
    Imaoka, Hitoshi
    2016 23RD INTERNATIONAL CONFERENCE ON PATTERN RECOGNITION (ICPR), 2016, : 2712 - 2715
  • [43] FLAT: Fast, Lightweight and Accurate Method for Cardinality Estimation
    Zhu, Rong
    Wu, Ziniu
    Han, Yuxing
    Zeng, Kai
    Pfadler, Andreas
    Qian, Zhengping
    Zhou, Jingren
    Cui, Bin
    PROCEEDINGS OF THE VLDB ENDOWMENT, 2021, 14 (09): : 1489 - 1502
  • [44] Switching activity estimation of large circuits using multiple Bayesian networks
    Bhanja, S
    Ranganathan, N
    ASP-DAC/VLSI DESIGN 2002: 7TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE AND 15TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2002, : 187 - 192
  • [45] Fast and Accurate Back Propagation Method for Reliability Evaluation of Logic Circuits
    Stempkovskiy, Alexander
    Telpukhov, Dmitry
    Nadolenko, Vladislav
    PROCEEDINGS OF THE 2018 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2018, : 1424 - 1429
  • [46] Delay-Dependent Robust Finite-Time H∞ Control for Uncertain Large Delay Systems Based on a Switching Method
    Guo, Tingting
    Wu, Baowei
    Wang, Yue-E
    Wang, Xiaoying
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2018, 37 (11) : 4753 - 4772
  • [47] Decomposition Method of Synthesis of Combinational Switching Circuits Free From Static Hazard for Adjacent Changes.
    Walczak, Krzysztof
    Archiwum Automatyki i Telemechaniki, 1977, 22 (1-2): : 101 - 120
  • [48] An Effective Fanout-Based Method for Improving Error Propagation Probability Estimation in Combinational Circuits
    Esmaieli, Esfandiar
    Peiravi, Ali
    Sedaghat, Yasser
    IEEE ACCESS, 2024, 12 : 35172 - 35183
  • [49] STABILITY ANALYSIS FOR SYSTEMS WITH LARGE DELAY PERIOD: A SWITCHING METHOD
    Sun, Xi-Ming
    Liu, Guo-Ping
    Wang, Wei
    Rees, David
    INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2012, 8 (06): : 4235 - 4247
  • [50] A fast and accurate iterative method for the camera pose estimation problem
    Zheng, Maoteng
    Wang, Shiguang
    Xiong, Xiaodong
    Zhu, Junfeng
    IMAGE AND VISION COMPUTING, 2020, 94