SMONoC: Optical network-on-chip using a statistical multiplexing strategy

被引:10
|
作者
Wang, Kun [1 ]
Qi, Shixiong [2 ]
Chen, Zheng [3 ]
Yang, Yintang [4 ]
Gu, Huaxi [2 ]
机构
[1] Xidian Univ, Sch Comp Sci & Technol, Xian 710071, Shaanxi, Peoples R China
[2] Xidian Univ, State Key Lab Integrated Serv Networks, Xian 710071, Shaanxi, Peoples R China
[3] Ningxia Elect Power Corp, Informat & Commun Co, Yinchuan 750002, Peoples R China
[4] Xidian Univ, Inst Microelect, Xian 710054, Shaanxi, Peoples R China
基金
中国博士后科学基金; 美国国家科学基金会;
关键词
Channel utilization; MWMR; optical network-on-chip; Statistical multiplexing; Time division multiplexing;
D O I
10.1016/j.osn.2019.03.004
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Optical interconnect can provide high bandwidth and low latency, which is considered as a good candidate for future multicore systems. To maintain the scalability of optical networks and simultaneously support high performance communication, we propose a Statistical Multiplexing Optical Network-on-Chip (SMONoC), a new architecture targeting dynamic channel allocation for high channel utilization, a modest amount of photonic devices for low integration cost, and statistical multiplexing for a simple arbitration scheme. The SMONoC consists of two layers, one optical layer for data transmission and one electrical layer for controlling and scheduling. With the introduction of the statistical multiplexing strategy, the SMONoC avoids the confliction between different cores with low complexity. The simulation results show that the SMONoC is a low-latency and high-throughput architecture with high channel utilization under both synthetic traffic patterns and real traffic patterns.
引用
收藏
页码:1 / 9
页数:9
相关论文
共 50 条
  • [41] A Broad Strategy to Detect Crosstalk Faults in Network-on-Chip Interconnects
    Botelho, Mariza
    Kastensmidt, Fernanda Lima
    Lubaszewski, Marcelo
    Cota, Erika
    Carro, Luigi
    [J]. PROCEEDINGS OF THE 2010 18TH IEEE/IFIP INTERNATIONAL CONFERENCE ON VLSI AND SYSTEM-ON-CHIP, 2010, : 298 - 303
  • [42] Sensor network-on-chip
    Varatkar, Girish V.
    Narayanan, Sriram
    Shanbhag, Naresh R.
    Jones, Douglas
    [J]. 2007 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP PROCEEDINGS, 2007, : 35 - 38
  • [43] The Runahead Network-On-Chip
    Li, Zimo
    Miguel, Joshua San
    Jerger, Natalie Enright
    [J]. PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 333 - 344
  • [44] On network-on-chip comparison
    Salminen, Erno
    Kulmala, Ari
    Hamalainen, Timo D.
    [J]. DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2007, : 503 - 510
  • [45] DVFS Based Error Avoidance Strategy in Wireless Network-on-Chip
    Ouyang, Yiming
    Wang, Qi
    Hu, Lizhu
    Liang, Huaguo
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2019, 35 (06): : 767 - 777
  • [46] DVFS Based Error Avoidance Strategy in Wireless Network-on-Chip
    Yiming Ouyang
    Qi Wang
    Lizhu Hu
    Huaguo Liang
    [J]. Journal of Electronic Testing, 2019, 35 : 767 - 777
  • [47] A Hierarchical Optical Network-On-Chip Using Central-Controlled Subnet and Wavelength Assignment
    Chen, Zheng
    Gu, Huaxi
    Yang, Yintang
    Fan, Dongrui
    [J]. JOURNAL OF LIGHTWAVE TECHNOLOGY, 2014, 32 (05) : 930 - 938
  • [48] Exploration of Generalized Circuit Switching Optical Network-on-Chip Architecture
    Zhang, Lei
    Ma, Xiang
    Yu, Jiyang
    Yang, Mei
    Liu, Peng
    Yang, Jianyi
    Jiang, Yingtao
    [J]. 2015 IEEE OPTICAL INTERCONNECTS CONFERENCE, 2015, : 82 - 83
  • [49] A thermally-resilient all-optical network-on-chip
    Karimi, Roshanak
    Koohi, Somayyeh
    Tinati, Melika
    Hessabi, Shaahin
    [J]. MICROELECTRONICS RELIABILITY, 2019, 99 : 74 - 86
  • [50] Implementing bitonic sorting on optical network-on-chip with bus topology
    Jing Zhang
    Weiwei Zhang
    Junling Yuan
    Hua Wang
    [J]. Photonic Network Communications, 2020, 39 : 129 - 134