A Current-Mode Flash ADC for Low-Power Continuous-Time Sigma Delta Modulators

被引：0

作者：

Park, Chang-Joon ^{[1
]}

Geddada, Hemasundar Mohan ^{[1
]}

Karsilayan, Aydin Ilker ^{[1
]}

Silva-Martinez, Jose ^{[1
]}

Onabajo, Marvin ^{[2
]}

机构：

[1] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA

[2] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA

来源：

2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS) | 2013年

关键词：

CMOS;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

A current-mode flash analog-to-digital converter (ADC) with current summing stage was designed and evaluated. The topology is intended for low-power feed-forward continuous-time sigma delta (CTSD) modulators and was fabricated in a commercial 90nm CMOS technology. A 3-bit prototype has an effective number of bits (ENOB) of 2.87 bits at 2GS/s with 12MHz full-range input power. The static DNL and INL errors are both in the range of 0.24 LSB. The ADC achieves an SNDR of 15dB with a 1GHz input signal and an SNDR above 19dB for input signals below 300MHz. A major advantage of this architecture is its voltage scalability as well as the reduced input capacitance. The proposed ADC core dissipates 3.1mW power from a 1.2V supply while operating at 2GHz.

引用

页码：141 / 144

页数：4

共 50 条

[1] A second-order low power current-mode continuous-time sigma-delta modulator
Farshidi, Ebrahim
Sayedi, Sayed Masoud
ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 293 - 296
[2] Systematic design of high-linearity current-mode integrators for low-power continuous-time ΣΔ modulators
Aboushady, H
Louërat, MM
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 963 - 966
[3] Low Power Continuous-Time Delta-Sigma ADC with Current Output DAC
Marker-Villumsen, Niels
Jorgensen, Ivan H. H.
Bruun, Erik
2015 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN (ECCTD), 2015, : 137 - 140
[4] Efficient Broadband Current-Mode Adder-Quantizer Design for Continuous-Time Sigma-Delta Modulators
Park, Chang-Joon
Onabajo, Marvin
Geddada, Hemasundar Mohan
Karsilayan, Aydin Ilker
Silva-Martinez, Jose
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 23 (09) : 1920 - 1930
[5] Design of low power current-mode flash ADC
Bhat, MS
Rekha, S
Jamadagni, HS
TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : D241 - D244
[6] A Low-Power Dual- Mode Continuous-Time Delta-Sigma Modulator with a Folded Quantizer
Lin, Chen-Chien
Weng, Chan-Hsiang
Lin, Tsung-Hsien
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[7] A Low-Power Dual-Mode Continuous-Time Delta-Sigma Modulator with a Folded Quantizer
Lin, Chen-Chien
Weng, Chan-Hsiang
Lin, Tsung-Hsien
2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
[8] Optimization of Modulator and Circuits for Low Power Continuous-Time Delta-Sigma ADC
Marker-Villumsen, Niels
Bruun, Erik
2014 NORCHIP, 2014,
[9] A Low-Power, Continuous-Time Sigma-Delta Modulator for MEMS Microphones
De Berti, C.
Malcovati, P.
Crespi, L.
Baschirotto, A.
2013 9TH CONFERENCE ON PH. D. RESEARCH IN MICROELECTRONICS AND ELECTRONICS (PRIME 2013), 2013, : 53 - 56
[10] A current-mode continuous-time sigma-delta modulator based on translinear loop principle
Jelodarian, P.
Farshidi, E.
World Academy of Science, Engineering and Technology, 2010, 42 : 514 - 517

← 1 2 3 4 5 →