共 50 条
- [1] Modular Timing Constraints for Delay-Insensitive Systems [J]. Journal of Computer Science and Technology, 2016, 31 : 77 - 106
- [2] HIERARCHICAL DESIGN OF DELAY-INSENSITIVE SYSTEMS [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1990, 137 (01): : 41 - 56
- [3] Timing Driven Placement for Quasi Delay-Insensitive Circuits [J]. 21ST IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC 2015), 2015, : 45 - 52
- [5] Quasi delay-insensitive bus for fully asynchronous systems [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 189 - 192
- [6] DELAY-INSENSITIVE MULTIRING STRUCTURES [J]. INTEGRATION-THE VLSI JOURNAL, 1993, 15 (03) : 313 - 340
- [7] A quasi delay-insensitive bus proposal for asynchronous systems [J]. THIRD INTERNATIONAL SYMPOSIUM ON ADVANCED RESEARCH IN ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 1997, : 126 - 139
- [8] Controllable delay-insensitive processes [J]. FUNDAMENTA INFORMATICAE, 2007, 78 (01) : 101 - 130
- [9] AN ALGEBRA FOR DELAY-INSENSITIVE CIRCUITS [J]. LECTURE NOTES IN COMPUTER SCIENCE, 1991, 531 : 343 - 352