Acceleration techniques for chip-multiprocessor simulator debug

被引：0
|
作者：
Wang, Haixia [1 ]
Wang, Dongsheng [1 ]
Li, Peng [1 ]
机构：
[1] Tsinghua Univ, Natl Lab Informat Sci & Technol, Res Inst Informat Technol, Beijing 100084, Peoples R China
来源：
ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS | 2006年 / 4186卷
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
By exploring thread-level parallelism, chip multiprocessor (CMP) can dramatically improve the performance of server and commercial applications. However, complex CMP chip architecture made debugging work time-consuming and rather hard. In this paper, based on the experience of debugging CMP simulator ThumpCMP, we present a set of acceleration techniques, including automatic cache-coherence check, fast error location, and workload rerun times reducing technique. The set of techniques have been demonstrated to be able to make CMP chip debugging work much easier and much faster.
引用
收藏
页码：509 / 515
页数：7
相关论文
共 50 条
  • [21] GALS-CMP: Chip-Multiprocessor for GALS Embedded Systems
    Nadeem, Muhammad
    Park, HeeJong
    Li, Zhenmin
    Biglari-Abhari, Morteza
    Salcic, Zoran
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 147 - 158
  • [22] A novel switchable pin method for regulating power in chip-multiprocessor
    Zhao, Zhou
    Srivastava, Ashok
    Peng, Lu
    Chen, Shaoming
    Mohanty, Saraju P.
    INTEGRATION-THE VLSI JOURNAL, 2017, 58 : 329 - 338
  • [23] Survey on partitioning and scheduling policies of shared resources in chip-multiprocessor
    Wang, Lei
    Liu, Daofu
    Chen, Yunji
    Chen, Tianshi
    Li, Ling
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2013, 50 (10): : 2212 - 2227
  • [24] Architecture of the on-chip debug module for a multiprocessor system
    Zhang, Kexin
    Yu, Jian
    CIVIL, ARCHITECTURE AND ENVIRONMENTAL ENGINEERING, VOLS 1 AND 2, 2017, : 1505 - 1509
  • [25] A sharing-aware active pushing Cache technology on chip-multiprocessor
    Wang, Deli
    Gao, Deyuan
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 2010, 44 (10): : 18 - 23
  • [26] Hardware Locks with Priority Ceiling Emulation for a Java']Java Chip-Multiprocessor
    Strom, Torur Biskopsto
    Schoeberl, Martin
    2015 IEEE 18TH INTERNATIONAL SYMPOSIUM ON REAL-TIME DISTRIBUTED COMPUTING (ISORC), 2015, : 268 - 271
  • [27] MultiMaKe: Chip-Multiprocessor Driven Memory-Aware Kernel Pipelining
    Bathen, Luis Angel D.
    Ahn, Yongjin
    Pasricha, Sudeep
    Dutt, Nikil D.
    ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12
  • [28] Performance and power impact of issue-width in chip-multiprocessor cores
    Ekman, M
    Stenstrom, P
    2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, 2003, : 359 - 368
  • [29] Efficient parallel solutions to the integral knapsack problem on current chip-multiprocessor systems
    Rashid, Hammad
    Novoa, Clara
    McKenney, Mark
    Qasem, Apan
    INTERNATIONAL JOURNAL OF PARALLEL EMERGENT AND DISTRIBUTED SYSTEMS, 2012, 27 (01) : 19 - 44
  • [30] Three-dimensional chip-multiprocessor run-time thermal management
    Zhu, Changyun
    Gu, Zhenyu
    Shang, Li
    Dick, Robert P.
    Joseph, Russ
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2008, 27 (08) : 1479 - 1492
12345