Acceleration techniques for chip-multiprocessor simulator debug

被引：0

作者：

Wang, Haixia ^{[1
]}

Wang, Dongsheng ^{[1
]}

Li, Peng ^{[1
]}

机构：

[1] Tsinghua Univ, Natl Lab Informat Sci & Technol, Res Inst Informat Technol, Beijing 100084, Peoples R China

来源：

ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS | 2006年 / 4186卷

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

By exploring thread-level parallelism, chip multiprocessor (CMP) can dramatically improve the performance of server and commercial applications. However, complex CMP chip architecture made debugging work time-consuming and rather hard. In this paper, based on the experience of debugging CMP simulator ThumpCMP, we present a set of acceleration techniques, including automatic cache-coherence check, fast error location, and workload rerun times reducing technique. The set of techniques have been demonstrated to be able to make CMP chip debugging work much easier and much faster.

引用

下载

页码：509 / 515

页数：7

共 50 条

[1] RCMP: A Reconfigurable Chip-MultiProcessor architecture
Boa, Raphael Fonte
da Penha, Dulcinia Oliveira
Amaral, Alexandre Marques
De Souza, Marcio Oliveira Soares
Martins, Carlos Augusto P. da Silva
Ekel, Petr Yakovievitch
FRONTIERS OF HIGH PERFORMANCE COMPUTING AND NETWORKING - ISPA 2006 WORKSHOPS, PROCEEDINGS, 2006, 4331 : 94 - 103
[2] Parallel simulation of chip-multiprocessor architectures
Chidester, Matthew
George, Alan
ACM Transactions on Modeling and Computer Simulation, 2002, 12 (03): : 176 - 200
[3] On the evaluation of dense chip-multiprocessor architectures
Villa, Francisco J.
Acacio, Manuel E.
Garcia, Jose M.
2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 21 - +
[4] Network-on-Chip virtualization in Chip-Multiprocessor Systems
Trivino, Francisco
Sanchez, Jose L.
Alfaro, Francisco J.
Flich, Jose
JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 126 - 139
[5] Scaling up the atlas chip-multiprocessor
Sassone, PG
Wills, DS
IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (01) : 82 - U1
[6] A chip-multiprocessor architecture with speculative multithreading
Krishnan, V
Torrellas, J
IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (09) : 866 - 880
[7] Characterizing chip-multiprocessor variability-tolerance
Herbert, Sebastian
Marculescu, Diana
2008 45TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2008, : 313 - 318
[8] Multilevel Cache Modeling for Chip-Multiprocessor Systems
Prieto, Pablo
Puente, Valentin
Gregorio, Jose-Angel
IEEE COMPUTER ARCHITECTURE LETTERS, 2011, 10 (02) : 49 - 52
[9] A Single-Path Chip-Multiprocessor System
Schoeberl, Martin
Puschner, Peter
Kirner, Raimund
SOFTWARE TECHNOLOGIES FOR EMBEDDED AND UBIQUITOUS SYSTEMS, PROCEEDINGS, 2009, 5860 : 47 - 57
[10] Avionics Applications on a Time -predictable Chip-Multiprocessor
Rocha, Andre
Silva, Claudio
Sorensen, Rasmus Bo
Sparso, Jens
Schoeberl, Martin
2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 777 - 785

← 1 2 3 4 5 →