A 240-channel thick film multi-chip module for readout of silicon drift detectors

被引:7
|
作者
Lynn, D
Bellwied, R
Beuttenmueller, R
Caines, H
Chen, W
DiMassimo, D
Dyke, H
Elliott, D
Grau, M
Hoffmann, GW
Humanic, T
Jensen, P
Kleinfelder, SA
Kotov, I
Kraner, HW
Kuczewski, P
Leonhardt, B
Li, Z
Liaw, CJ
LoCurto, G
Middelkamp, P
Minor, R
Mazeh, N
Nehmeh, S
O'Conner, P
Ott, G
Pandey, SU
Pruneau, C
Pinelli, D
Radeka, V
Rescia, S
Rykov, V
Schambach, J
Sedlmeir, J
Sheen, J
Soja, B
Stephani, D
Sugarbaker, E
Takahashi, J
Wilson, K
机构
[1] Brookhaven Natl Lab, Upton, NY 11973 USA
[2] Wayne State Univ, Detroit, MI 48202 USA
[3] Ohio State Univ, Columbus, OH 43210 USA
[4] Univ Texas, Austin, TX 78712 USA
[5] Univ Calif Berkeley, Lawrence Berkeley Lab, Berkeley, CA 94720 USA
[6] Univ Sao Paulo, BR-05508 Sao Paulo, Brazil
基金
美国国家科学基金会;
关键词
Bipolar transistors - Capacitors - CMOS integrated circuits - Multichip modules - Readout systems - Semiconducting silicon - Thick film devices;
D O I
10.1016/S0168-9002(99)00934-1
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
We have developed a thick film multi-chip module for readout of silicon drift (or low capacitance similar to 200 fF) detectors. Main elements of the module include a custom 16-channel NPN-BJT preamplifier-shaper (PASA) and a custom 16-channel CMOS Switched Capacitor Array (SCA). The primary design criteria of the module were the minimizations of the power (12 mW/channel), noise (ENC = 490 e(-) rms), size (20.5 mm x 63 mm), and radiation length (1.4%). We will discuss various aspects of the PASA design, with emphasis on the preamplifier feedback network. The SCA is a modification of an integrated circuit that has been previously described [1]; its design features specific to its application in the SVT (Silicon Vertex Tracker in the STAR experiment at RHIC) will be discussed. The 240-channel multi-chip module is a circuit with five metal layers fabricated in thick film technology on a beryllia substrate and contains 35 custom and commercial integrated circuits. It has been recently integrated with silicon drift detectors in both a prototype system assembly for the SVT and a silicon drift array for the E896 experiment at the Alternating Gradient Synchrotron at the Brookhaven National Laboratory. We will discuss features of the module's design and fabrication, report the test results, and emphasize its performance both on the bench and under experimental conditions. (C) 2000 Elsevier Science B.V. All rights reserved.
引用
收藏
页码:418 / 426
页数:9
相关论文
共 36 条
  • [1] MULTI-CHIP MODULE USING COPPER THICK FILM.
    Ikehata, Masao
    Iguchi, Yasuo
    Arao, Yoshinori
    Shibata, Isao
    Nihei, Koji
    International Journal of Microcircuits and Electronic Packaging, 1984, 7 (02): : 35 - 39
  • [2] The SIDDHARTA chip: a CMOS multi-channel circuit for Silicon Drift Detectors Readout in Exotic Atoms Research
    Frizzi, Tommaso
    Bombelli, Luca
    Fiorini, Carlo
    Longoni, Antonio
    2006 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOL 1-6, 2006, : 850 - 856
  • [3] Multi-channel implementation of ROTOR amplifier for the readout of silicon drift detectors arrays
    Fiorini, C
    Longoni, A
    Buttler, W
    2001 IEEE NUCLEAR SCIENCE SYMPOSIUM, CONFERENCE RECORDS, VOLS 1-4, 2002, : 143 - 146
  • [4] Design Considerations for Multi-Chip Module Silicon Photonic Transceivers
    Abrams, Nathan C.
    Cheng, Qixiang
    Glick, Madeleine
    Manzhosov, Evgeny
    Jezzini, Moises
    Morrissey, Padraic
    O'Brien, Peter
    Bergman, Keren
    METRO AND DATA CENTER OPTICAL NETWORKS AND SHORT-REACH LINKS III, 2020, 11308
  • [5] Neutron activation of a multi-chip Silicon-on-Silicon module and its packages
    Emri, M
    Fenyvesi, A
    Kerek, A
    Molnár, J
    Novák, D
    PROCEEDINGS OF THE EIGHTH WORKSHOP ON ELECTRONICS FOR LHC EXPERIMENTS, 2002, 2002 (03): : 419 - 422
  • [6] Silicon Photonic Multi-Chip Module Interconnects for Disaggregated Data Centers
    Abrams, Nathan C.
    Glick, Madeleine
    Bergman, Keren
    2020 INTERNATIONAL CONFERENCE ON OPTICAL NETWORK DESIGN AND MODELING (ONDM), 2020,
  • [7] Design technology of thin film multi-layered multi-chip module circuits
    Sanjoh, Akira
    Sumitomo Metals, 1997, 49 (03): : 5 - 13
  • [8] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding
    Suzuki, Kosuke
    Sanada, Yuki
    Uchibori, Shinya
    Kashiwazaki, Atsushi
    Imada, Masaji
    2017 INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING (ICEP), 2017, : 297 - 301
  • [9] Investigation of the warpage modeling technique for thick multi-chip module encapsulated by compression molding
    2017, Institute of Electrical and Electronics Engineers Inc., United States
  • [10] Multi-Chip Module (MCM-D) Using Thin Film Technology
    Adamo, Cristina B.
    Flacker, Alexander
    Freitas, Wilson
    Teixeira, Ricardo C.
    da Silva, Michele O.
    Rotondaro, Antonio L. P.
    2014 29TH SYMPOSIUM ON MICROELECTRONICS TECHNOLOGY AND DEVICES (SBMICRO), 2014,