Dynamic Associative Caches: Reducing Dynamic Energy of First Level Caches

被引:0
|
作者
Dayalan, Karthikeyan [1 ]
Ozsoy, Meltem [1 ]
Ponomarev, Dmitry [1 ]
机构
[1] SUNY Binghamton, Binghamton, NY USA
关键词
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
We propose Dynamic Associative Cache (DAC) - a low complexity design to improve the energy-efficiency of the data caches with negligible performance overhead. The key idea of DAC is to perform dynamic adaptation of cache associativity - switching the cache operation between direct-mapped and set-associative regimes - during the program execution. To monitor the program needs in terms of cache associativity, the DAC design employs a subset of shadow tags: when the main cache operates in the set-associative mode, the shadow tags operate in the direct-mapped mode and vice versa. The difference in the hit rates between the main tags and the shadow tags is used as an indicator for the cache mode switching. We show that DAC performs most of its accesses in the direct-mapped mode resulting in significant energy savings, at the same time maintaining performance close to that of set-associative L1 D-cache.
引用
收藏
页码:271 / 277
页数:7
相关论文
共 50 条
  • [1] Dynamic co-allocation of level one caches
    Jin, LL
    Wu, W
    Yang, J
    Zhang, CJ
    Zhang, YT
    [J]. EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 373 - 385
  • [2] Applying decay to reduce dynamic power in set-associative caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. HIGH PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS, PROCEEDINGS, 2007, 4367 : 38 - +
  • [3] Recruiting Decay for Dynamic Power Reduction in Set-Associative Caches
    Keramidas, Georgios
    Xekalakis, Polychronis
    Kaxiras, Stefanos
    [J]. TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS II, 2009, 5470 : 4 - 22
  • [4] Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties
    Hwang, Yuan-Shin
    Li, Jia-Jhe
    [J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (01) : 6
  • [5] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [6] Optimal management of dynamic buffer caches
    Choi, A
    Ruschitzka, M
    [J]. PERFORMANCE EVALUATION, 1996, 26 (04) : 239 - 262
  • [7] Low energy associative data caches for embedded systems
    Nicolaescu, D
    Veidenbaum, A
    Nicolau, A
    [J]. EMBEDDED SOFTWARE FOR SOC, 2003, : 513 - 525
  • [8] Reactive-associative caches
    Batson, B
    Vijaykumar, TN
    [J]. 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2001, : 49 - 60
  • [9] The Case for Associative DRAM Caches
    Tschirhart, Paul
    Stevens, Jim
    Chishti, Zeshan
    Jacob, Bruce
    [J]. MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, : 211 - 219
  • [10] PAGE ASSOCIATIVE CACHES ON FUTUREBUS
    DIXON, P
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (03) : 159 - 163