The Case for Associative DRAM Caches

被引:0
|
作者
Tschirhart, Paul [1 ]
Stevens, Jim [1 ]
Chishti, Zeshan [2 ]
Jacob, Bruce [1 ]
机构
[1] Univ Maryland, College Pk, MD 20742 USA
[2] Intel Labs, Hillsboro, OR USA
关键词
Hybrid Memory; DRAM Cache; Multi-Level Main Memory; Associativity; PHASE-CHANGE MEMORY;
D O I
10.1145/2989081.2989120
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In-package DRAM caches are a promising new development that may enable the continued scaling of main memory by facilitating the creation of multi-level memory systems that can effectively utilize dense non-volatile memory technologies. However, determining an appropriate storage scheme for the large amount of meta-data needed by these new caches has proven to be difficult. As a result, prior work has suggested that associativity, with its additional meta data requirements, may not be well suited for use in large in-package DRAM caches. This work makes the case that despite these problems, associativity is still a desirable feature for DRAM caches by demonstrating the benefits of associativity for a wide range of cache configurations and workloads.
引用
收藏
页码:211 / 219
页数:9
相关论文
共 50 条
  • [1] Flexible Associativity for DRAM Caches
    Teran, Elvira
    Chishti, Zeshan
    Wang, Zhe
    Wilkerson, Chris
    Jimenez, Daniel A.
    [J]. 2018 ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, 2018, : 88 - 96
  • [2] A Case Against Hardware Managed DRAM Caches for NVRAM Based Systems
    Hildebrand, Mark
    Angeles, Julian T.
    Lowe-Power, Jason
    Akella, Venkatesh
    [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2021), 2021, : 194 - 204
  • [3] A Survey Of Techniques for Architecting DRAM Caches
    Mittal, Sparsh
    Vetter, Jeffrey S.
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 27 (06) : 1852 - 1863
  • [4] Reactive-associative caches
    Batson, B
    Vijaykumar, TN
    [J]. 2001 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2001, : 49 - 60
  • [5] PAGE ASSOCIATIVE CACHES ON FUTUREBUS
    DIXON, P
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1988, 12 (03) : 159 - 163
  • [6] Timing analysis for data caches and set-associative caches
    White, RT
    Mueller, F
    Healy, CA
    Whalley, DB
    Harmon, MG
    [J]. THIRD IEEE REAL-TIME TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, 1997, : 192 - 202
  • [7] Efficient Footprint Caching for Tagless DRAM Caches
    Jang, Hakbeom
    Lee, Yongjun
    Kim, Jongwon
    Kim, Youngsok
    Kim, Jangwoo
    Jeong, Jinkyu
    Lee, Jae W.
    [J]. PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 237 - 248
  • [8] DICE: Compressing DRAM Caches for Bandwidth and Capacity
    Young, Vinson
    Nair, Prashant J.
    Qureshi, Moinuddin K.
    [J]. 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), 2017, : 627 - 638
  • [9] MicroRefresh: Minimizing Refresh Overhead in DRAM Caches
    Gulur, Nagendra
    Govindarajan, R.
    Mehendale, Mahesh
    [J]. MEMSYS 2016: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, 2016, : 350 - 361
  • [10] Dynamic Associative Caches: Reducing Dynamic Energy of First Level Caches
    Dayalan, Karthikeyan
    Ozsoy, Meltem
    Ponomarev, Dmitry
    [J]. 2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 271 - 277