Challenges in Scaling Software-Based Self-Testing to Multithreaded Chip Multiprocessors

被引:0
|
作者
Gizopoulos, Dimitris [1 ]
机构
[1] Univ Piraeus, Piraeus, Greece
来源
2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS | 2008年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Functional software-based self-testing (SBST) has been recently studied by leading academic research groups and applied by major microprocessor manufacturers as a complement to other classic structural testing techniques for microprocessors and processor-based SoCs. Is the SBST paradigm scalable to testing multithreaded chip multiprocessors (CMP's) and effectively detect faults not only in the functional components but also in the thread-specific and core interoperability logic? We study the challenges in scaling existing software-based self-test capital (uniprocessor self- test programs and se Nest generation techniques) to real, multithreaded CMPs, like Sun's OpenSPARC T1 and T2. Since this type of CMPs is built around well studied microprocessor cores of mature architecture (like SPARC v9 in the OpenSPARC case), tailoring, enhancing and scheduling of existing uniprocessor self-test programs can be an effective methodology for software-based self-test of CMPs.
引用
收藏
页码:1034 / 1035
页数:2
相关论文
共 50 条
  • [31] Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors
    Zhang, Ying
    Chakrabarty, Krishnendu
    Peng, Zebo
    Rezine, Ahmed
    Li, Huawei
    Eles, Petru
    Jiang, Jianhui
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 39 (03) : 714 - 727
  • [32] Processor Shield for L1 Data Cache Software-Based On-line Self-testing
    Lin, Ching-Wen
    Chen, Chung-Ho
    2017 22ND ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2017, : 420 - 425
  • [33] Software-Based Self Test Methodology for On-Line Testing of L1 Caches in Multithreaded Multicore Architectures
    Theodorou, Giorgos
    Kranitis, Nektarios
    Paschalis, Antonis
    Gizopoulos, Dimitris
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2013, 21 (04) : 786 - 790
  • [34] DaemonGuard: O/S-Assisted Selective Software-Based Self-Testing for Multi-Core Systems
    Skitsas, Michael A.
    Nicopoulos, Chrysostomos A.
    Michael, Maria K.
    PROCEEDINGS OF THE 2013 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2013, : 45 - 51
  • [35] Towards self-testing of component-based software
    Belli, F
    Budnik, CJ
    PROCEEDINGS OF THE 29TH ANNUAL INTERNATIONAL COMPUTER SOFTWARE AND APPLICATIONS CONFERENCE, WORKSHOPS AND FAST ABSTRACTS, 2005, : 205 - 210
  • [36] Improving software based self-testing for cache memories
    Sosnowski, Janusz
    IDT 2007: SECOND INTERNATIONAL DESIGN AND TEST WORKSHOP, PROCEEDINGS, 2007, : 49 - 54
  • [37] A SELF-TESTING DYNAMIC RAM CHIP
    YOU, YG
    HAYES, JP
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (01) : 428 - 435
  • [38] A SELF-TESTING DYNAMIC RAM CHIP
    YOU, Y
    HAYES, JP
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (02) : 508 - 515
  • [39] Structural Software-Based Self-Test of Network-on-Chip
    Dalirsani, Atefe
    Imhof, Michael E.
    Wunderlich, Hans-Joachim
    2014 IEEE 32ND VLSI TEST SYMPOSIUM (VTS), 2014,
  • [40] STECC: Self-testing Software Components
    Beydeda, Sami
    COMPUTER SCIENCE-RESEARCH AND DEVELOPMENT, 2007, 21 (3-4): : 243 - 253