High Order Single-bit Delta Sigma Modulator for Fractional-N Frequency Synthesis in Multi-Standard Transceiver

被引：0
|
作者：
Abeda, Aymen [1 ]
Ben-Romdhane, Manel [1 ]
Rebai, Chiheb [1 ]
机构：
[1] Ecole Super Commun Tunis SUPCOM, CIRTACOM Res Lab, Ariana, Tunisia
来源：
SCS: 2008 2ND INTERNATIONAL CONFERENCE ON SIGNALS, CIRCUITS AND SYSTEMS | 2008年
关键词：
Multi-standard frequency synthesis; Fractional-N PLL; Digital Delta Sigma modulator;
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
This paper proposes a new stable design strategy for 1-bit high order digital Delta Sigma modulator used as division controller for multi-standard fractional-N frequency synthesizer. This digital Delta Sigma modulator presents simplicity and low power consumption. Simulation results illustrate the Delta Sigma modulator good performances in terms of spectrum purity and accuracy.
引用
收藏
页码：337 / 342
页数：6
相关论文
共 50 条
  • [41] Modulator evaluation method in Δ-Σ fractional-N frequency synthesis
    Borkowski, MJ
    Riley, TAD
    Kostamovaara, J
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS, 2004, : 1174 - 1178
  • [42] A Delta-Sigma Fractional-N frequency divider for A Phase Lock Loop in 60GHz Transceiver
    Wang, Yisheng
    Ma, Kaixue
    Mahalingam, Nagarajan
    Yeo, Kiat Seng
    2011 INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2011,
  • [43] Fourth-order single-bit switched-capacitor sigma-delta modulator for distributed sensor applications
    Brigati, S
    Francesconi, F
    Malcovati, P
    Maloberti, F
    IMTC 2002: PROCEEDINGS OF THE 19TH IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE, VOLS 1 & 2, 2002, : 253 - 256
  • [44] A Single-Bit Incremental Second-Order Delta-Sigma Modulator with Coarse-Fine Input Buffer
    Yoo, Mookyoung
    Nam, Kyeongsik
    Choi, Gyuri
    Kang, Sanggyun
    Jin, Byeongkwan
    Son, Hyeoktae
    Kim, Kyounghwan
    Ko, Hyoungho
    APPLIED SCIENCES-BASEL, 2022, 12 (22):
  • [45] A second order ΔΣ frequency discriminator with fractional-N divider and multi-bit quantizer
    Fang, Jian-Hong
    Filiol, Norm
    Riley, Tom
    Copeland, Miles
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1689 - +
  • [46] A 3rd order single loop ∑Δmodulator in fractional-N frequency synthesizer
    State Key Laboratory of ASIC and System, Fudan University, Shanghai 200433, China
    Guti Dianzixue Yanjiu Yu Jinzhan, 2007, 1 (74-78):
  • [47] Using heuristic search to find stable high-order single-bit delta sigma modulators
    Skogstad, Stale Andreas
    Hovin, Mats Erling
    2007 INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE IN ROBOTICS AND AUTOMATION, 2007, : 172 - +
  • [48] Low power fast settling multi-standard current reusing CMOS fractional-N frequency synthesizer
    Lou Wenfeng
    Feng Peng
    Wang Haiyong
    Wu Nanjian
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (04)
  • [49] Low power fast settling multi-standard current reusing CMOS fractional-N frequency synthesizer
    楼文峰
    冯鹏
    王海永
    吴南健
    半导体学报, 2012, 33 (04) : 95 - 104
  • [50] Design and realization of a digital ΔΣ modulator for fractional-n frequency synthesis
    Kenny, TP
    Riley, TAD
    Filiol, NM
    Copeland, MA
    IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, 1999, 48 (02) : 510 - 521
12345