Noise in Nano-scale MOSFETs and Flash Cells

被引：0
|
作者：
Shin, Hyungcheol [1 ]
Yang, Seungwon [1 ]
Jeon, Jongwook [1 ]
Kang, Daewoong [1 ]
机构：
[1] Seoul Natl Univ, Interuniv Semicond Res Ctr ISRC, Sch Elect Engn, San 56-1, Seoul 151742, South Korea
来源：
2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4 | 2008年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present a compact channel thermal noise model for short-channel MOSFETs which takes into account various short channel effects. Then, we compared measured data with shot-like noise level and thermal noise model in sub-40 nm CMOS devices. Also we characterized four level RTN (Random Telegraph Noise) and extracted the characteristics of two independent traps in MOSFETs and flash cells. Their vertical, lateral locations in the oxide as well as the trap energy (E-T) were obtained by using accurate equations.
引用
收藏
页码：88 / +
页数：2
相关论文
共 50 条
  • [21] Scaling dependence of electron transport in nano-scale Schottky barrier MOSFETs
    Toriyama, Shuichi
    Sano, Nobuyuki
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2008, 7 (04) : 471 - 474
  • [22] Scaling dependence of electron transport in nano-scale Schottky barrier MOSFETs
    Shuichi Toriyama
    Nobuyuki Sano
    Journal of Computational Electronics, 2008, 7 : 471 - 474
  • [23] Impact of sidewall spacer on gate leakage behavior of nano-scale MOSFETs
    Rana, Ashwani K.
    Chand, Narottam
    Kapoor, Vinod
    SEMICONDUCTOR PHYSICS QUANTUM ELECTRONICS & OPTOELECTRONICS, 2011, 14 (02) : 203 - 208
  • [24] Nano-scale Silicon MOSFETs: Modelling and simulation challenges in the ballistic limit
    Dayal, Aditya
    Shrivastava, Anuj Kr
    Vidyarthi, Abhay
    Akashe, Shyam
    2013 ANNUAL INTERNATIONAL CONFERENCE ON EMERGING RESEARCH AREAS & 2013 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMMUNICATIONS & RENEWABLE ENERGY (AICERA/ICMICR), 2013,
  • [25] Quantum-corrected Monte Carlo study of nano-scale InGaAs MOSFETs
    Watanabe, Hisanao
    Homma, Takahiro
    Takegishi, Takayuki
    Hirasawa, Yuki
    Hirata, Yuko
    Hara, Shinsuke
    Fujishiro, Hiroki I.
    PHYSICA STATUS SOLIDI C: CURRENT TOPICS IN SOLID STATE PHYSICS, VOL 8, NO 2, 2011, 8 (02): : 306 - 309
  • [26] A planar asymmetric Schottky barrier source/drain structure for nano-scale MOSFETs
    Sun, L
    Li, DY
    Zhang, SD
    Liu, XY
    Wang, Y
    Han, RQ
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (05) : 608 - 611
  • [27] Method of extracting effective channel length for nano-scale n-MOSFETs
    Choi, H. W.
    Lee, N. H.
    Kang, H. S.
    Kang, B. K.
    SOLID-STATE ELECTRONICS, 2009, 53 (10) : 1076 - 1085
  • [28] Mesoscopic transport characteristics of nano-scale SOI MOSFETs: Coulomb blockade and localization
    Omura, Y
    Yamamoto, M
    JOURNAL DE PHYSIQUE IV, 2002, 12 (PR3): : 93 - 96
  • [29] Optimized nickel silicide technology for fully depleted nano-scale SOI MOSFETs
    Yun, J. G.
    Oh, S. Y.
    Kim, Y. J.
    Lee, W. J.
    Wang, T.
    Tuya, A.
    Ji, H. H.
    Han, I. S.
    Wang, J. S.
    Lee, H. D.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 765 - 768
  • [30] Extensive Analysis of Gate Leakage Current in Nano-Scale Multi-gate MOSFETs
    Yadav, Shekhar
    Kumar, Hemant
    Negi, Chandra Mohan Singh
    TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS, 2022, 23 (06) : 658 - 665
12345