ESTIMATION AND CORRECTION OF GAIN MISMATCH AND TIMING ERROR IN TIME-INTERLEAVED ADCs BASED ON DFT

被引:14
|
作者
Guo, Lianping [1 ]
Tian, Shulin [1 ]
Wang, Zhigang [1 ]
机构
[1] Univ Elect Sci & Technol China, Sch Automat Engn, Chengdu 610054, Peoples R China
基金
中国国家自然科学基金; 高等学校博士学科点专项科研基金;
关键词
correction; estimation; gain mismatch; time-interleaved analog-to-digital converter; timing error; BACKGROUND CALIBRATION TECHNIQUE;
D O I
10.2478/mms-2014-0045
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
Time-interleaved analog-to-digital converter (ADC) architecture is crucial to increase the maximum sample rate. However, offset mismatch, gain mismatch, and timing error between time-interleaved channels degrade the performance of time-interleaved ADCs. This paper focuses on the gain mismatch and timing error. Techniques based on Discrete Fourier Transform (DFT) for estimating and correcting gain mismatch and timing error in an M-channel ADC are depicted. Numerical simulations are used to verify the proposed estimation and correction algorithm.
引用
收藏
页码:535 / 544
页数:10
相关论文
共 50 条
  • [21] A ramp-based background calibration technique for timing mismatch in time-interleaved ADCs
    Yu, Yahan
    Miao, Peng
    Li, Fei
    Wang, Di
    Zhang, Haotian
    Ding, Ankang
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2025, 193
  • [22] Joint background calibration of gain and timing mismatch errors with low hardware cost for time-interleaved ADCs
    Zhang, Jie
    Zhang, Hong
    Yang, Bo
    Zhang, Ruizhi
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (02) : 203 - 210
  • [23] Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCs
    Huang, Steven
    Levy, Bernard C.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (06) : 1278 - 1288
  • [24] Low computation adaptive blind mismatch correction for time-interleaved ADCs
    Seo, Munkyo
    Rodwell, Mark J. W.
    Madhow, Upamanyu
    IEEE MWSCAS'06: PROCEEDINGS OF THE 2006 49TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS,, 2006, : 292 - +
  • [25] Calibration and Correction of Timing Mismatch Error in Two-Channel Time-Interleaved DACs
    Xu, Saihua
    Lee, Jun Wei
    2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2019,
  • [26] Methodology for mismatch reduction in time-interleaved ADCs
    Soudan, Michael
    Farrell, Ronan
    2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 352 - 355
  • [27] Method for Compensating Distortion Created by Mismatch Errors in Time-interleaved ADCs Based on Offline Estimation and Online Correction
    Zou Yingquan
    Wu Tailong
    Peng Yusong
    Sun Yihang
    Liu Yigang
    Zhang Cuifang
    JOURNAL OF ELECTRONICS & INFORMATION TECHNOLOGY, 2019, 41 (01) : 226 - 232
  • [28] A Novel Gain Error Background Calibration Algorithm for Time-interleaved ADCs
    Yin, Yongsheng
    Yang, Gang
    Chen, Hongmei
    PROCEEDINGS OF 2014 IEEE INTERNATIONAL CONFERENCE ON ANTI-COUNTERFEITING, SECURITY AND IDENTIFICATION (ASID), 2014, : 42 - 45
  • [29] BLIND TIMING ERROR ESTIMATION BASED ON THE PHASIC RELATIONSHIP BETWEEN NONOVERLAPPING FREQUENCY POINTS IN TIME-INTERLEAVED ADCS
    Liu, Sujuan
    Cui, Jiashuai
    Ma, Haixiao
    Zou, Yuexian
    2014 12TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2014,
  • [30] A Full-Band Timing Mismatch Calibration Technique in Time-Interleaved ADCs
    Li, Jing
    Ye, Xin
    Luo, Jian
    Ning, Ning
    Yu, Qi
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (06)