A novel transistor model for simulating avalanche-breakdown effects in Si bipolar circuits

被引:53
|
作者
Rickelt, M [1 ]
Rein, HM [1 ]
机构
[1] Ruhr Univ Bochum, D-44780 Bochum, Germany
关键词
bipolar transistors; breakdown voltage; impact ionization; transistor model;
D O I
10.1109/JSSC.2002.801197
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A physics-based scalable transistor model is described which allows accurate consideration of avalanche-breakdown effects in bipolar circuit simulation. The three-dimensional model consists of six lumped transistor elements, which are connected via elements of the base and emitter-contact resistance. Analytical relations are given to calculate the elements of this six-transistor model (6TM) for arbitrary emitter dimensions from measured area- and length-specific transistor parameters. As a core of the transistor elements, all kinds of conventional transistor models can be used provided an adequate avalanche current source is implemented between the internal collector and base nodes. The validity of this 6TM has been verified under dc and fast transient conditions by simulations and measurements.
引用
收藏
页码:1184 / 1197
页数:14
相关论文
共 50 条
  • [1] An accurate transistor model for simulating avalanche-breakdown effects in Si bipolar circuits
    Rickelt, M
    Rein, HM
    PROCEEDINGS OF THE 2001 BIPOLAR/BICMOS CIRCUITS AND TECHNOLOGY MEETING, 2001, : 34 - 37
  • [2] Novel phenomenon of avalanche breakdown saturation with negative resistance in a bipolar transistor
    Unagami, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (01) : 120 - 124
  • [3] EFFECTS OF RESISTANCE IN AVALANCHE TRANSISTOR PULSE CIRCUITS
    HAMILTON, DJ
    PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1960, 48 (08): : 1502 - 1502
  • [4] A PHYSICALLY-BASED MOS-TRANSISTOR AVALANCHE BREAKDOWN MODEL
    WONG, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (12) : 2197 - 2202
  • [5] Single-pulse observation of photoemission during avalanche breakdown in insulated gate bipolar transistor
    Endo, Koichi
    Chinone, Norimichi
    Nakamura, Tomonori
    Matsumoto, Toru
    Nakamae, Koji
    MICROELECTRONICS RELIABILITY, 2020, 114 (114)
  • [6] AVALANCHE MULTIPLICATION IN A COMPACT BIPOLAR-TRANSISTOR MODEL FOR CIRCUIT SIMULATION
    KLOOSTERMAN, WJ
    DEGRAAFF, HC
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1989, 36 (07) : 1376 - 1380
  • [7] Observation of photoemission behaviour during avalanche breakdown of insulated gate bipolar transistor with defect in the metal contact
    Endo, Koichi
    Hongo, Chie
    Chinone, Norimichi
    Nakamura, Tomonori
    Matsumoto, Toru
    Nakamae, Koji
    MICROELECTRONICS RELIABILITY, 2021, 125
  • [8] A MATHEMATICAL-MODEL OF A BIPOLAR-TRANSISTOR FOR THE USUAL AND AVALANCHE MODES OF OPERATION
    DYAKONOV, VP
    SAMOILOVA, TA
    TELECOMMUNICATIONS AND RADIO ENGINEERING, 1979, 33-4 (10) : 61 - 65
  • [9] Heterojunction barrier effects in Si/SiGe/Si double heterojunction bipolar transistor
    Zhang, Wanrong
    Zeng, Zheng
    Luo, Jinsheng
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 1996, 24 (11): : 43 - 47
  • [10] Research on Mextram Model of Germanium Silicon Heterojunction Bipolar Transistor with RF Avalanche Effect
    Liu J.
    Zheng S.-H.
    Liu Y.
    Tien Tzu Hsueh Pao/Acta Electronica Sinica, 2023, 51 (06): : 1493 - 1499