Challenges of Memory Management on Modern NUMA Systems

被引:30
|
作者
Gaud, Fabien [1 ]
Lepers, Baptiste [2 ]
Funston, Justin [3 ]
Dashti, Mohammad [3 ]
Fedorova, Alexandra [4 ]
Quema, Vivien [5 ]
Lachaize, Renaud [6 ]
Roth, Mark
机构
[1] Coho Data, Focusing Performance & Scalabil, Palo Alto, CA 94303 USA
[2] Ecole Polytech Fed Lausanne, Lausanne, Switzerland
[3] Univ British Columbia, Vancouver, BC V5Z 1M9, Canada
[4] Univ British Columbia, ECE Dept, Vancouver, BC V5Z 1M9, Canada
[5] Grenoble INP ENSIMAG, Grenoble, France
[6] Univ Grenoble, Grenoble, France
关键词
D O I
10.1145/2814328
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The latency of memory access times is hence non-uniform, because it depends on where the request originates and where it is destined to go. Such systems are referred to as nonuniform memory access (or NUMA). Current x86 NUMA systems are cache coherent (called ccNUMA), which means programs can transparently access memory on local and remote nodes without changes to the code or special operating system support. Experiments have shown that Congestion happens when the rate of requests to memory controllers or the rate of traffic over interconnects is too high, which causes excessive delays for memory accesses. It can be alleviated by balancing the traffic among multiple memory controllers and interconnect links. The other factor of NUMA performance is locality, which is what previous NUMA algorithms have focused on. As NUMA systems grow and the number of cores issuing memory requests increases, NUMA effects will continue being a concern. Carrefour demonstrates a collection of techniques that effectively reduce these concerns.
引用
收藏
页码:59 / 66
页数:8
相关论文
共 50 条
  • [1] Challenges of memory management: On modern numa systems
    Gaud, Fabien
    Lepers, Baptiste
    Funston, Justin
    Dashti, Mohammad
    Fedorova, Alexandra
    Quéma, Vivien
    Lachaize, Renaud
    Roth, Mark
    2015, Association for Computing Machinery (13): : 99 - 124
  • [2] Traffic Management: A Holistic Approach to Memory Placement on NUMA Systems
    Dashti, Mohammad
    Fedorova, Alexandra
    Funston, Justin
    Gaud, Fabien
    Lachaize, Renaud
    Lepers, Baptiste
    Quema, Vivien
    Roth, Mark
    ACM SIGPLAN NOTICES, 2013, 48 (04) : 381 - 393
  • [3] A Memory Congestion-aware MPI Process Placement for Modern NUMA Systems
    Agung, Mulya
    Amrizal, Muhammad Alfian
    Komatsu, Kazuhiko
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    2017 IEEE 24TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING (HIPC), 2017, : 152 - 161
  • [4] DeLoc: A Locality and Memory-Congestion-Aware Task Mapping Method for Modern NUMA Systems
    Agung, Mulya
    Amrizal, Muhammad Alfian
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    IEEE ACCESS, 2020, 8 : 6937 - 6953
  • [5] SIMPLE BUT EFFECTIVE TECHNIQUES FOR NUMA MEMORY MANAGEMENT
    BOLOSKY, WJ
    FITZGERALD, RP
    SCOTT, ML
    OPERATING SYSTEMS REVIEW, VOL 23, NO 5, SPECIAL ISSUE: PROCEEDINGS OF THE TWELFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, 1989, : 19 - 31
  • [6] NUMA Awareness: Improving Thread and Memory Management
    Patrou, Maria
    Kent, Kenneth B.
    Dueck, Gerhard W.
    Gracie, Charlie
    Micic, Aleksandar
    44TH EUROMICRO CONFERENCE ON SOFTWARE ENGINEERING AND ADVANCED APPLICATIONS (SEAA 2018), 2018, : 119 - 123
  • [7] Memory Management in NUMA Multicore Systems: Trapped between Cache Contention and Interconnect Overhead
    Majo, Zoltan
    Gross, Thomas R.
    ACM SIGPLAN NOTICES, 2011, 46 (11) : 11 - 32
  • [8] The Impacts of Locality and Memory Congestion-aware Thread Mapping on Energy Consumption of Modern NUMA Systems
    Agung, Mulya
    Amrizal, Muhammad Alfian
    Egawa, Ryusuke
    Takizawa, Hiroyuki
    2019 IEEE SYMPOSIUM IN LOW-POWER AND HIGH-SPEED CHIPS (COOL CHIPS 22), 2019,
  • [9] EXPERIMENTAL COMPARISON OF MEMORY MANAGEMENT POLICIES FOR NUMA MULTIPROCESSORS
    LAROWE, RP
    ELLIS, CS
    ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1991, 9 (04): : 319 - 363
  • [10] EVALUATION OF NUMA MEMORY MANAGEMENT THROUGH MODELING AND MEASUREMENTS
    LAROWE, RP
    ELLIS, CS
    HOLLIDAY, MA
    IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 1992, 3 (06) : 686 - 701