Least squares approximation-based ROM-free direct digital frequency synthesizer

被引：0

作者：

Wen, CH ^{[1
]}

Hsu, HY ^{[1
]}

Ko, HY ^{[1
]}

Wu, AY ^{[1
]}

机构：

[1] Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan

来源：

2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS | 2004年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This paper describes a new design approach and an architecture for a Direct Digital Frequency Synthesizer (DDFS) based on Least Square (LS) approximation. It is shown that the architecture can be implemented as a low-cost, low-power, feedforward, and easily pipelineable datapath. A prototype IC has been designed and fabricated in TSMC 0.25 um CMOS technology. The IC produces 14-bit sine and cosine outputs with a spurious free dynamic range of 100 dBc. A 32-bit frequency word gives a tuning resolution of 0.0466 Hz at 200 MHz sampling rate.

引用

页码：701 / 704

页数：4

共 50 条

[41] A hardware efficient direct digital frequency synthesizer
Curticapean, F
Niittylahti, J
ICECS 2001: 8TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-III, CONFERENCE PROCEEDINGS, 2001, : 51 - 54
[42] DIRECT DIGITAL SYNTHESIZER WITH FAST FREQUENCY TUNING
Ryabov, I. V.
Tolmachev, S. V.
Yuriev, P. M.
2018 SYSTEMS OF SIGNAL SYNCHRONIZATION, GENERATING AND PROCESSING IN TELECOMMUNICATIONS (SYNCHROINFO), 2018,
[43] Direct Digital-Frequency Synthesizer for Dielectrophoresis
Heredia, F.
Carbajal, C.
Martinez, S.
CERMA 2008: ELECTRONICS, ROBOTICS AND AUTOMOTIVE MECHANICS CONFERENCE, PROCEEDINGS, 2008, : 570 - 574
[44] A Direct Digital Frequency Synthesizer Based on a New Form of Polynomial Approximations
Chen, Yao-Hua
Chau, Yawgeng A.
IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2010, 56 (02) : 436 - 440
[45] Optimized Design of Direct Digital Frequency Synthesizer Based on Hermite Interpolation
Zhou, Kunpeng
Xu, Qiaoyu
Zhang, Tianle
SENSORS, 2024, 24 (19)
[46] A direct digital frequency synthesizer based on CORDIC algorithm implemented with FPGA
Wang, Y
Zhu, KJ
Min, H
2003 5TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2003, : 832 - 835
[47] Phase-adjustable pipelining ROM-less direct digital frequency synthesizer with a 41.66-MHz output frequency
Wang, Chua-Chin
Huang, Jian-Ming
Tseng, Yih-Long
Lin, Wun-Ji
Hu, Ron
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2006, 53 (10): : 1143 - 1147
[48] A 100-MHz 8-mW ROM-less quadrature direct digital frequency synthesizer
Mohieldin, AN
Emira, AA
Sánchez-Sinencio, E
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2002, 37 (10) : 1235 - 1243
[49] LEAST-SQUARES APPROXIMATION BY SPLINES WITH FREE KNOTS
SCHWETLICK, H
SCHUTZE, T
BIT, 1995, 35 (03): : 361 - 384
[50] A 2-GHz 32-bit ROM-based direct-digital frequency synthesizer in 0.13 μm CMOS
Guo, Xuan
Wu, Danyu
Zhou, Lei
Liu, Huasen
Wu, Jin
Liu, Xinyu
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 94 (01) : 127 - 138

← 1 2 3 4 5 →