Self-aligned multi-level air gap integration

被引:5
|
作者
Hoofman, R. J. O. M.
Caluwaerts, R.
Michelon, J.
Bernabe, P. Herrero
de Mussy, J. P. Gueneau
Bruynseraede, C.
Lee, J. M.
List, S.
Bancken, P. H. L.
Beyer, G.
机构
[1] Philips Res Leuven, B-3001 Louvain, Belgium
[2] IMEC, B-3001 Louvain, Belgium
[3] Univ Valladolid, Dept Elect, E-47011 Valladolid, Spain
[4] IMEC, B-3001 Louvain, Belgium
关键词
self-aligned air gaps; plasma damaged SiOC; capacitance reduction; dielectric reliability; via reliability;
D O I
10.1016/j.mee.2006.09.025
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Dual damascene self-aligned air gap structures have been fabricated through selective removal of interline plasma-damaged SiOC material using dilute HF solutions after metal CMP. The extent of the gaps was shown to be tuneable. The creation of interline air gaps through removal of damaged dielectric yielded significant capacitance reduction plus in addition dielectric reliability improvement. The via-reliability of 2 metal-build air gap structures was tested by thermal cycling and constant thermal stress. No significant difference in via reliability was observed between SiOC interconnects with and without air gaps. However, failure analysis showed weak spots near the bottom of the barrier, which could be detrimental for dual damascene reliability. These weak spots at the barrier bottom could lead to catastrophic failures in both via and lines during electromigration stressing. Moreover, process-related issues such as bottom liner undercut and copper corrosion need to be controlled more stringent before this air gap approach can be successfully implemented. (c) 2006 Elsevier B.V. All rights reserved.
引用
收藏
页码:2150 / 2154
页数:5
相关论文
共 50 条
  • [21] Self-Aligned Nanolithography in a Nanogap
    Lin, Yung-Chen
    Bai, Jingwei
    Huang, Yu
    NANO LETTERS, 2009, 9 (06) : 2234 - 2238
  • [22] Self-aligned graphene transistor
    Zeng, Rongzhou
    Li, Ping
    Li, Junhong
    Liao, Yongbo
    Zhang, Qingwei
    Wang, Gang
    ELECTRONICS LETTERS, 2017, 53 (24) : 1592 - U38
  • [23] Dynamic Multi-Level Governance - Bringing the Study of Multi-Level Interactions into the Theorising of European Integration
    Littoz-Monnet, Annabelle
    EUROPEAN INTEGRATION ONLINE PAPERS-EIOP, 2010, 14 (01):
  • [24] Multi-level governance and European integration.
    Skelcher, C
    LOCAL GOVERNMENT STUDIES, 2002, 28 (02) : 105 - 105
  • [25] Multi-Level System Integration based on AUTOSAR
    Freund, Ulrich
    ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, 2008, : 581 - 581
  • [26] Trust in leadership: A multi-level review and integration
    Burke, C. Shawn
    Sims, Dana E.
    Lazzara, Elizabeth H.
    Salas, Eduardo
    LEADERSHIP QUARTERLY, 2007, 18 (06): : 606 - 632
  • [27] A new and simple concept for self-aligned hybrid integration in silicon on insulator (SOI)
    Mitze, T
    Schnarrenberger, M
    Zimmermann, L
    Bruns, J
    Fidorra, F
    Kressl, J
    Janiak, K
    Heidrich, H
    Petermann, K
    2004 IST IEEE INTERNATIONAL CONFERENCE ON GROUP IV PHOTONICS, 2004, : 162 - 164
  • [28] 1.3-1.5-μm CMOS/InP optoelectronic receiver using a self-aligned wafer level integration technology
    Sharifi, Hasan
    Mohammadi, Saeed
    IEEE PHOTONICS TECHNOLOGY LETTERS, 2007, 19 (13-16) : 1066 - 1068
  • [29] Integration and characterization of a self-aligned barrier to Cu diffusion based on copper silicide
    Gosset, LG
    Arnal, V
    Chhun, S
    Casanova, N
    Mellier, M
    Reynard, JP
    Federspiel, X
    Guillaumond, JF
    Arnaud, L
    Torres, J
    ADVANCED METALLIZATION CONFERENCE 2003 (AMC 2003), 2004, : 321 - 328
  • [30] Self-aligned self assembly of multi-nanowire silicon field effect transistors
    Black, CT
    APPLIED PHYSICS LETTERS, 2005, 87 (16) : 1 - 3