共 50 条
- [1] Symbolic Modeling of Faults in Sequential Digital Devices [J]. Automatic Control and Computer Sciences (English translation of Avtomatika i Vychislitel'naya Tekhnika), 1997, 31 (05):
- [3] LOCALIZATION OF FAULTS IN RANDOM-ACCESS MEMORY DEVICES [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 61 - 65
- [4] In situ radiation tests of memory devices [J]. ESCCON 2000: EUROPEAN SPACE COMPONENTS CONFERENCE, PROCEEDINGS, 2000, 439 : 367 - 373
- [7] PV FAULTS: OVERVIEW, MODELING, PREVENTION AND DETECTION TECHNIQUES [J]. 2013 IEEE 14TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2013,
- [8] Modeling Memory Faults in Signature and Authenticated Encryption Schemes [J]. TOPICS IN CRYPTOLOGY, CT-RSA 2020, 2020, 12006 : 56 - 84
- [10] Modeling Strategies for Flash Memory Devices [J]. NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 762 - 767