Modeling techniques and tests for partial faults in memory devices

被引:1
|
作者
Al-Ars, Z [1 ]
van de Goor, AJ [1 ]
机构
[1] Delft Univ Technol, Fac Informat Technol & Syst, Sect Comp Engn, NL-2628 CD Delft, Netherlands
关键词
partial faults; DRAMs; fault models; defect simulation; memory testing; completing operations;
D O I
10.1109/DATE.2002.998254
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It has always been assumed that fault models in memories are sufficiently precise for specifying the faulty behavior. This means that, given a fault model, it should be possible to construct a test that ensures detecting the modeled fault. This paper shows that some faults, called partial faults, are particularly difficult to detect. For these faults, more operations are required to complete their fault effect and to ensure detection. The paper also presents fault analysis results, based on defect injection and simulation, where partialfaults have been observed. The impact of partialfaults on testing is discussed and a test to detect these partialfaults is given.
引用
收藏
页码:89 / 93
页数:5
相关论文
共 50 条
  • [1] Symbolic Modeling of Faults in Sequential Digital Devices
    [J]. Automatic Control and Computer Sciences (English translation of Avtomatika i Vychislitel'naya Tekhnika), 1997, 31 (05):
  • [3] LOCALIZATION OF FAULTS IN RANDOM-ACCESS MEMORY DEVICES
    GAVRILOV, AA
    [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 61 - 65
  • [4] In situ radiation tests of memory devices
    Brüggemann, M
    Fichna, T
    Gärtner, M
    Gliem, F
    Rombeck, F
    [J]. ESCCON 2000: EUROPEAN SPACE COMPONENTS CONFERENCE, PROCEEDINGS, 2000, 439 : 367 - 373
  • [5] High impedance faults: From field tests to modeling
    Dos Santos W.C.
    De Souza B.A.
    Dantas Brito N.S.
    Costa F.B.
    Cerqueira Paes Jr. M.R.
    [J]. Journal of Control, Automation and Electrical Systems, 2013, 24 (06) : 885 - 896
  • [7] PV FAULTS: OVERVIEW, MODELING, PREVENTION AND DETECTION TECHNIQUES
    Alam, Mohammed Khorshed
    Khan, Faisal H.
    Johnson, Jay
    Flicker, Jack
    [J]. 2013 IEEE 14TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), 2013,
  • [8] Modeling Memory Faults in Signature and Authenticated Encryption Schemes
    Fischlin, Marc
    Gunther, Felix
    [J]. TOPICS IN CRYPTOLOGY, CT-RSA 2020, 2020, 12006 : 56 - 84
  • [10] Modeling Strategies for Flash Memory Devices
    Padovani, Andrea
    Larcher, Luca
    Pavan, Paolo
    [J]. NANOTECHNOLOGY 2011: ELECTRONICS, DEVICES, FABRICATION, MEMS, FLUIDICS AND COMPUTATIONAL, NSTI-NANOTECH 2011, VOL 2, 2011, : 762 - 767