DESIGN OF A CONDITIONAL PROCEDURE FOR DETECTING FAULTS IN DISCRETE DEVICES WITH MEMORY

被引：0
|
作者：
KOPNIN, YI
机构：
来源：
AUTOMATION AND REMOTE CONTROL | 1976年 / 37卷 / 02期
关键词：
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：266 / 271
页数：6
相关论文
共 50 条
  • [1] Detecting Memory Faults in the Presence of Bit Line Coupling in SRAM Devices
    Irobi, Sandra
    Al-Ars, Zaid
    Hamdioui, Said
    [J]. INTERNATIONAL TEST CONFERENCE 2010, 2010,
  • [2] DESIGN OF TEST SEQUENCES FOR DISCRETE DEVICES WITH MEMORY
    KARIBSKII, VV
    PARKHOMENKO, PP
    SEITOVA, GE
    [J]. AUTOMATION AND REMOTE CONTROL, 1979, 40 (05) : 764 - 772
  • [3] SYNTHESIS OF FAULT-DETECTING SEQUENCES FOR DISCRETE DEVICES WITH MEMORY BY METHOD OF DISTINGUISHING FUNCTION
    SPERANSKIJ, DV
    SKOBCOV, JA
    [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1978, (03): : 21 - 27
  • [4] Optimized March Test Flow for Detecting Memory Faults in SRAM Devices Under Bit Line Coupling
    Zordan, L. B.
    Bosio, A.
    Dilillo, L.
    Girard, P.
    Pravossoudovitch, S.
    Virazel, A.
    Badereddine, N.
    [J]. 2011 IEEE 14TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS AND SYSTEMS (DDECS), 2011, : 353 - 358
  • [5] METHOD OF DETECTING ISOLATED FAULTS IN CIRCUITS HAVING A MEMORY
    PLITMAN, AD
    [J]. AUTOMATION AND REMOTE CONTROL, 1972, 33 (10) : 1709 - 1716
  • [6] METHOD FOR IDENTIFYING SUSPICIOUS FAULTS FOR ASYNCHRONOUS DEVICES WITH MEMORY
    LOBANOV, AV
    [J]. AUTOMATION AND REMOTE CONTROL, 1977, 38 (04) : 583 - 586
  • [7] Modeling techniques and tests for partial faults in memory devices
    Al-Ars, Z
    van de Goor, AJ
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 89 - 93
  • [8] LOCALIZATION OF FAULTS IN RANDOM-ACCESS MEMORY DEVICES
    GAVRILOV, AA
    [J]. AVTOMATIKA I VYCHISLITELNAYA TEKHNIKA, 1980, (02): : 61 - 65
  • [9] A state machine for detecting C/C++ memory faults
    Huang, GY
    Zhang, GM
    Li, XW
    Gong, YZ
    [J]. 14TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, 2005, : 82 - 87
  • [10] Study on design rule verification procedure of semiconductor memory devices by using Design Based Metrology (DBM)
    Jeong, Jae-hoon
    Choi, Sei-ryung
    Chang, Seung-hyun
    Shim, Myoung-seob
    Jin, Gyoyoung
    [J]. PHOTOMASK TECHNOLOGY 2011, 2011, 8166
12345