共 50 条
- [1] An area efficient mixed-signal test architecture for systems-on-a-chip [J]. 19TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 2005, : 161 - 168
- [2] Statistically Enhanced Analogue and Mixed-Signal Design and Test [J]. PROCEEDINGS OF THE 2016 IEEE 21ST INTERNATIONAL MIXED-SIGNALS TEST WORKSHOP (IMSTW), 2016,
- [4] CAT platform for analogue and mixed-signal test evaluation and optimization [J]. VLSI-SOC: RESEARCH TRENDS IN VLSI AND SYSTEMS ON CHIP, 2008, : 281 - 300
- [5] Mixed-signal test [J]. ELEVENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 285 - 288
- [6] Analogue and mixed-signal extension to SystemC [J]. IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 2005, 152 (06): : 682 - 690
- [7] CAT platform for analogue. and mixed-signal test evaluation and optimization [J]. IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 320 - 325
- [8] Design-for-test strategies for analogue and mixed-signal integrated circuits [J]. 38TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1996, : 1139 - 1144
- [9] A test paradigm for analog and mixed-signal circuits and systems [J]. ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 194 - 197
- [10] Analogue and Mixed-Signal Systems Topologies Exploration Using Symbolic Methods [J]. Analog Integrated Circuits and Signal Processing, 2002, 31 : 161 - 176