Fault Simulation for Analog Test Coverage

被引:0
|
作者
Sequeira, Jyotsna [1 ]
Natarajan, Suriyaprakash [1 ]
Goteti, Prashant [1 ]
Chaudhary, Nitin [1 ]
机构
[1] Intel Corp, Santa Clara, CA 95051 USA
关键词
TEST METRICS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A practical fault simulation methodology for analog circuits in mixed-signal designs is presented. The methodology leverages the mixed-signal simulation environment of a product and performs mixed-signal fault simulation of embedded analog circuits. A set of open-circuit and short-circuit faults are extracted with guidance from layout parasitics, and automatically injected in to the netlist. Fault coverage of manufacturing tests on faults in the transmitter of a high speed serial interface design are reported with two different observation criteria. Results indicate the amount of test reduction that can be achieved and the importance of appropriate observation in fault detection.
引用
收藏
页数:7
相关论文
共 50 条
  • [31] Fast fault simulation for nonlinear analog circuits
    Engin, N
    Kerkhoff, HG
    IEEE DESIGN & TEST OF COMPUTERS, 2003, 20 (02): : 40 - 47
  • [32] SYSTEMATIC FAULT SIMULATION IN AN ANALOG CIRCUIT SIMULATOR
    JAGODNIK, JE
    WOLFSON, MS
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1979, 26 (07): : 549 - 554
  • [33] Concurrent transient fault simulation for analog circuits
    Hou, JW
    Chatterjee, A
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (10) : 1385 - 1398
  • [34] Test Vector Omission for Fault Coverage Improvement of Functional Test Sequences
    Pomeranz, Irith
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (11) : 3317 - 3321
  • [35] USING FUNCTIONAL FAULT SIMULATION AND THE DIFFERENCE FAULT MODEL TO ESTIMATE IMPLEMENTATION FAULT COVERAGE
    SILBERMAN, GM
    SPILLINGER, I
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (12) : 1335 - 1343
  • [36] Optimization of Analog Fault Coverage by Exploiting Defect-Specific Masking
    Coyette, Anthony
    Gielen, Georges
    Vanhooren, Ronny
    Dobbelaere, Wim
    2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [37] Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing
    Suraj Sindia
    Vishwani D. Agrawal
    Virendra Singh
    Journal of Electronic Testing, 2012, 28 : 541 - 549
  • [38] Defect Level and Fault Coverage in Coefficient Based Analog Circuit Testing
    Sindia, Suraj
    Agrawal, Vishwani D.
    Singh, Virendra
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2012, 28 (04): : 541 - 549
  • [39] Toward Complete Analog Fault Coverage with Minimal Observation Points Using a Fault Propagation Graph
    Liu, Zhiqiang
    Chaganti, Shravan K.
    Chen, Degang
    2016 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2016, : 1282 - 1285
  • [40] USING TEST SYNTHESIS TO ACHIEVE HIGH FAULT COVERAGE
    不详
    COMPUTER DESIGN, 1994, 33 (11): : A24 - A27