Impact of series resistance on the operation of junctionless transistors

被引：22

作者：

Jeon, Dae-Young ^{[1
,3
,4
]}

Park, So Jeong ^{[1
,3
]}

Mouis, Mireille ^{[1
]}

Barraud, Sylvain ^{[2
]}

Kim, Gyu-Tae ^{[3
]}

Ghibaudo, Gerard ^{[1
]}

机构：

[1] Minatec, Grenoble INP, IMEP, LAHC, BP 257, F-38016 Grenoble, France

[2] CEA, LETI Minatec, 17 Rue Martyrs, F-38054 Grenoble, France

[3] Korea Univ, Sch Elect Engn, Seoul 136701, South Korea

[4] Korea Inst Sci & Technol, Inst Adv Composite Mat, Joellabuk Do 55324, South Korea

来源：

SOLID-STATE ELECTRONICS | 2017年 / 129卷

关键词：

Junctionless transistors (JLTs); Bulk neutral conduction; Series resistance (R-sd); Analytical modeling; De-embedded Rsd effects; NANOWIRE TRANSISTORS; NM;

D O I：

10.1016/j.sse.2016.12.004

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

Transconductance (g(m)) and its derivative (dg(m)/dV(g)) of junctionless transistors (JLTs), considered as a possible candidate for future CMOS technology, show their unique operation properties such as bulk neutral and surface accumulation conduction. However, source/drain series resistance (R-sd) causes significant degradation of intrinsic g(m) and dg(m)/dV(g) behavior in JLTs. In this letter, the Rsd effects on the operation of JLTs were investigated in detail and also verified with analytical modeling equations. This work provides helpful information for a better understanding of the operation mechanism of JLTs with de-embedded R-sd effects. (C) 2016 Elsevier Ltd. All rights reserved.

引用

页码：103 / 107

页数：5

共 50 条

[21] Impact of asymmetrical source/drain offsets on the operation of dual-gated poly-Si junctionless nanowire transistors
Chang, You-Tai
Wu, Ruei-Jen
Peng, Kang-Ping
Su, Chun-Jung
Li, Pei-Wen
Lin, Horng-Chih
VACUUM, 2020, 181
[22] Channel width dependent subthreshold operation of tri-gate junctionless transistors
Jeon, Dae-Young
Mouis, Mireille
Barraud, Sylvain
Ghibaudo, Gerard
SOLID-STATE ELECTRONICS, 2020, 171
[23] Impact of Randomly Distributed Dopants on Ω-Gate Junctionless Silicon Nanowire Transistors
Carrillo-Nunez, Hamilton
Mirza, Muhamad M.
Paul, Douglas J.
MacLaren, Donald A.
Asenov, Asen
Georgiev, Vihar P.
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (05) : 1692 - 1698
[24] Impact ionization induced dynamic floating body effect in junctionless transistors
Yu, R.
Nazarov, A. N.
Lysenko, V. S.
Das, S.
Ferain, I.
Razavi, P.
Shayesteh, M.
Kranti, A.
Duffy, R.
Colinge, J-P
SOLID-STATE ELECTRONICS, 2013, 90 : 28 - 33
[25] Junctionless silicon nanowire transistors for the tunable operation of a highly sensitive, low power sensor
Buitrago, Elizabeth
Fagas, Giorgos
Badia, Montserrat Fernandez-Bolanos
Georgiev, Yordan M.
Berthome, Matthieu
Ionescu, Adrian Mihai
SENSORS AND ACTUATORS B-CHEMICAL, 2013, 183 : 1 - 10
[26] Effects of series resistance and interface properties on the operation of AlGaN/GaN high electron mobility transistors
Jeon, Dae-Young
Kim, Do-Kywn
Park, So Jeong
Koh, Yumin
Cho, Chu-Young
Kim, Gyu-Tae
Park, Kyung-Ho
MICROELECTRONIC ENGINEERING, 2018, 199 : 40 - 44
[27] Influence of Channel Doping on Junctionless and Negative Capacitance Junctionless Transistors
Gupta, Manish
Hu, V. P-H
ECS JOURNAL OF SOLID STATE SCIENCE AND TECHNOLOGY, 2021, 10 (06)
[28] Behavior of subthreshold conduction in junctionless transistors
Park, So Jeong
Jeon, Dae-Young
Montes, Laurent
Mouis, Mireille
Barraud, Sylvain
Kim, Gyu-Tae
Ghibaudo, Gerard
SOLID-STATE ELECTRONICS, 2016, 124 : 58 - 63
[29] Performance estimation of junctionless multigate transistors
Lee, Chi-Woo
Ferain, Isabelle
Afzalian, Aryan
Yan, Ran
Akhavan, Nima Delidashti
Razavi, Pedrarn
Colinge, Jean-Pierre
SOLID-STATE ELECTRONICS, 2010, 54 (02) : 97 - 103
[30] On performance scaling and speed of junctionless transistors
Koukab, A.
Jazaeri, F.
Sallese, J. -M.
SOLID-STATE ELECTRONICS, 2013, 79 : 18 - 21

← 1 2 3 4 5 →