Chaos-based SR flip-flop via Chua's circuit

被引：20
|
作者：
Cafagna, D. [1 ]
Grassi, G. [1 ]
机构：
[1] Univ Lecce, Dipartimento Ingn Innovaz, I-73100 Lecce, Italy
来源：
INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS | 2006年 / 16卷 / 05期
关键词：
chaos computing; chaos-based flip-flop; Chua's circuit;
D O I：
10.1142/S0218127406015465
中图分类号：
O1 [数学];
学科分类号：
0701 ; 070101 ;
摘要：
This Letter contributes to the topic of chaos computing by introducing a new chaos-based implementation of sequential gates. In particular, the early results reported herein show that a chaos-based SR flip-flop can be obtained from two cross-coupled NOR gates implemented by a single Chua's circuit.
引用
收藏
页码：1521 / 1526
页数：6
相关论文
共 50 条
  • [1] Chaos-based computation via chua's circuit: Parallel computing with application to the SR flip-flop
    Cafagna, D
    Grassi, G
    ISSCS 2005: INTERNATIONAL SYMPOSIUM ON SIGNALS, CIRCUITS AND SYSTEMS, VOLS 1 AND 2, PROCEEDINGS, 2005, : 749 - 752
  • [2] SR FLIP-FLOP
    DILLON, K
    WIRELESS WORLD, 1977, 83 (1503): : 52 - 52
  • [3] TERNARY FLIP-FLOP CIRCUIT
    RATH, SS
    INTERNATIONAL JOURNAL OF ELECTRONICS, 1975, 38 (01) : 41 - 47
  • [4] A SIMPLE FLIP-FLOP CIRCUIT
    HENDRY, DP
    PERRY, AM
    JOURNAL OF THE EXPERIMENTAL ANALYSIS OF BEHAVIOR, 1962, 5 (04) : 442 - &
  • [5] SR FLIP-FLOP RESPONDS TO EDGES
    RABINOVICH, RO
    EDN, 1991, 36 (02) : 168 - 168
  • [6] INTEGRATED JK FLIP-FLOP CIRCUIT
    INABE, Y
    KATAOKA, K
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (04) : 403 - 406
  • [7] Switched flip-flop based preprocessing circuit for ISFETs
    Kollár, M
    SENSORS, 2005, 5 (03): : 118 - 125
  • [8] CONTROLLED STABILITY OF FLIP-FLOP CIRCUIT
    STUTZ, TOJ
    MULLER, A
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (02) : 211 - &
  • [9] A novel trimming circuit based on D type flip-flop
    Luo, Shi-Lin
    Li, Ze-Hong
    Zhao, Nian
    Xiong, Han-Feng
    Zhang, Cheng-Fa
    2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 944 - 946
  • [10] Upset of a flip-flop based counting circuit by EM transients
    Kashyap, S
    Gardner, CL
    Walsh, JA
    2001 IEEE EMC INTERNATIONAL SYMPOSIUM, VOLS 1 AND 2, 2001, : 233 - 238
12345