TERNARY FLIP-FLOP CIRCUIT

被引:1
|
作者
RATH, SS [1 ]
机构
[1] REG ENGN COLL,DEPT ELECT ENGN,ROURKELA 8,ORISSA,INDIA
关键词
D O I
10.1080/00207217508920376
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:41 / 47
页数:7
相关论文
共 50 条
  • [1] A SIMPLE FLIP-FLOP CIRCUIT
    HENDRY, DP
    PERRY, AM
    [J]. JOURNAL OF THE EXPERIMENTAL ANALYSIS OF BEHAVIOR, 1962, 5 (04) : 442 - &
  • [2] NOVEL TERNARY JKL FLIP-FLOP
    ZHUANG, N
    WU, H
    [J]. ELECTRONICS LETTERS, 1990, 26 (15) : 1145 - 1146
  • [3] INTEGRATED JK FLIP-FLOP CIRCUIT
    INABE, Y
    KATAOKA, K
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1977, 12 (04) : 403 - 406
  • [4] CONTROLLED STABILITY OF FLIP-FLOP CIRCUIT
    STUTZ, TOJ
    MULLER, A
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1972, SC 7 (02) : 211 - &
  • [5] From a fuzzy flip-flop to a MVL flip-flop
    Maguire, LP
    McGinnity, TM
    McDaid, LJ
    [J]. 1999 29TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC, PROCEEDINGS, 1999, : 294 - 299
  • [6] FLIP-FLOP RESOLVING TIME TEST CIRCUIT
    ROSENBERGER, F
    CHANEY, TJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1982, 17 (04) : 731 - 738
  • [7] An On-Chip Flip-Flop Characterization Circuit
    Jain, Abhishek
    Veggetti, Andrea
    Crippa, Dennis
    Rolandi, Pierluigi
    [J]. INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2011, 6448 : 41 - +
  • [8] A novel ternary JK flip-flop using the resonant tunneling diode literal circuit
    Mi Lin
    Ling-ling Sun
    [J]. Journal of Zhejiang University SCIENCE C, 2012, 13 : 944 - 950
  • [10] A novel ternary JK flip-flop using the resonant tunneling diode literal circuit
    Lin, Mi
    Sun, Ling-ling
    [J]. JOURNAL OF ZHEJIANG UNIVERSITY-SCIENCE C-COMPUTERS & ELECTRONICS, 2012, 13 (12): : 944 - 950