Compression for reduction of off-chip video bandwidth

被引:0
|
作者
Jaspers, EGT [1 ]
de With, PHN [1 ]
机构
[1] Philips Res Labs, Eindhoven, Netherlands
来源
MEDIA PROCESSORS 2002 | 2002年 / 4674卷
关键词
multimedia systems; embedded compression; transfer overhead; adaptive DPCM; data burst; band-width reduction; MPEG; memory communication;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The architecture for block-based video applications (e.g. MPEG/JPEG coding, graphics rendering) is usually based on a processor engine, connected to an external background SDRAM memory where reference images and data are stored. In this paper, we reduce the required memory bandwidth for MPEG coding up to 67% by identifying the optimal block configuration and applying embedded data compression up to a factor four. It is shown that independent compression of fixed-sized data blocks with a fixed compression ratio can decrease the memory bandwidth for a limited set of compression factors only. To achieve this result, we exploit the statistical properties of the burst-oriented data exchange to memory. It has been found that embedded compression is particularly attractive for bandwidth reduction when a compression ratio 2 or 4 is chosen. This moderate compression factor can be obtained with a low-cost compression scheme such as DPCM with a small acceptable loss of quality.
引用
收藏
页码:110 / 120
页数:11
相关论文
共 50 条
  • [41] High-Bandwidth, Chip-Based Optical Interconnects on Waveguide-Integrated SLC for Optical Off-Chip I/O
    Nakagawa, Shigeru
    Taira, Yoichi
    Numata, Hidetoshi
    Kobayashi, Kaoru
    Terada, Kenji
    Fukui, Masahiro
    2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, 2009, : 2086 - +
  • [42] Off-Chip Memory Allocation for Neural Processing Units
    Kvochko, Andrey
    Maltsev, Evgenii
    Balyshev, Artem
    Malakhov, Stanislav
    Efimov, Alexander
    IEEE ACCESS, 2024, 12 : 9931 - 9939
  • [43] An off-chip antenna for mm-wave applications
    Enayati, Amin
    De Raedt, Walter
    Vandenbosch, Guy A. E.
    2013 7TH EUROPEAN CONFERENCE ON ANTENNAS AND PROPAGATION (EUCAP), 2013, : 332 - 335
  • [44] Adaptive Bus Encoding for Transition Reduction on Off-Chip Buses With Dynamically Varying Switching Characteristics
    Sarkar, Sumantra
    Biswas, Ayan
    Dhar, Anindya Sundar
    Rao, Rahul M.
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 25 (11) : 3057 - 3066
  • [45] IOCIMU -: An integrated off-chip IDDQ measurement unit
    Svajda, M
    Straka, B
    Manhaeve, H
    DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 959 - 960
  • [46] Exploring Wireless Technology for Off-Chip Memory Access
    Sikder, Md Ashif I.
    DiTomaso, Dominic
    Kodi, Avinash
    Kaya, Savas
    Rayess, William
    Matolak, David
    2016 IEEE 24TH ANNUAL SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS (HOTI), 2016, : 92 - 99
  • [47] IMPROVED PERFORMANCE CMOS OFF-CHIP DRIVER.
    Anon
    IBM technical disclosure bulletin, 1986, 28 (09): : 3970 - 3971
  • [48] Minimizing Off-Chip Memory Access for CNN Accelerators
    Tewari, Saurabh
    Kumar, Anshul
    Paul, Kolin
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2022, 11 (03) : 95 - 104
  • [49] Comparison of Off-chip Training Methods for Neuromemristive Systems
    Merkel, Cory
    Kudithipudi, Dhireesha
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 99 - 104
  • [50] A Wavelet technique to minimize Off-Chip Interconnect Crosstalk
    Shilpa, D. R.
    Uma, B., V
    2013 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMMUNICATION, CONTROL, SIGNAL PROCESSING AND COMPUTING APPLICATIONS (IEEE-C2SPCA-2013), 2013,