Compression for reduction of off-chip video bandwidth

被引：0

作者：

Jaspers, EGT ^{[1
]}

de With, PHN ^{[1
]}

机构：

[1] Philips Res Labs, Eindhoven, Netherlands

来源：

MEDIA PROCESSORS 2002 | 2002年 / 4674卷

关键词：

multimedia systems; embedded compression; transfer overhead; adaptive DPCM; data burst; band-width reduction; MPEG; memory communication;

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

The architecture for block-based video applications (e.g. MPEG/JPEG coding, graphics rendering) is usually based on a processor engine, connected to an external background SDRAM memory where reference images and data are stored. In this paper, we reduce the required memory bandwidth for MPEG coding up to 67% by identifying the optimal block configuration and applying embedded data compression up to a factor four. It is shown that independent compression of fixed-sized data blocks with a fixed compression ratio can decrease the memory bandwidth for a limited set of compression factors only. To achieve this result, we exploit the statistical properties of the burst-oriented data exchange to memory. It has been found that embedded compression is particularly attractive for bandwidth reduction when a compression ratio 2 or 4 is chosen. This moderate compression factor can be obtained with a low-cost compression scheme such as DPCM with a small acceptable loss of quality.

引用

页码：110 / 120

页数：11

共 50 条

[31] Temporal Prefetching Without the Off-Chip Metadata
Wu, Hao
Nathella, Krishnendra
Pusdesris, Joseph
Sunwoo, Dam
Jain, Akanksha
Lin, Calvin
MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, 2019, : 996 - 1008
[32] Introduction to the Special Section on On-Chip and Off-Chip Network Architectures
Cardo, Jose Flich
Palesi, Maurizio
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 12 (04)
[33] Design of On-chip and off-chip interfaces for a GALS NoC architecture
Beigne, E.
Vivet, P.
12TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2006, : 172 - 181
[34] Materials and Devices for On-Chip and Off-Chip Peltier Cooling: A Review
Nimmagadda, Lakshmi Amulya
Mahmud, Rifat
Sinha, Sanjiv
IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2021, 11 (08): : 1267 - 1281
[35] New debug strategies combine on-chip and off-chip tools
Garrett, B
Won, MS
EDN, 2000, 45 (17) : 105 - +
[36] Accurately modeling the on-chip and off-chip GPU memory subsystem
Candel, Francisco
Petit, Salvador
Sahuquillo, Julio
Duato, Jose
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2018, 82 : 510 - 519
[37] AIREN: A Novel Integration of On-Chip and Off-Chip FPGA Networks
Schmidt, Andrew G.
Kritikos, William V.
Sharma, Rahul R.
Sass, Ron
PROCEEDINGS OF THE 2009 17TH IEEE SYMPOSIUM ON FIELD PROGRAMMABLE CUSTOM COMPUTING MACHINES, 2009, : 271 - 274
[38] Comparison of on-chip and off-chip microfluidic kinase assay formats
Dunne, J
Reardon, H
Trinh, V
Li, E
Farinas, J
ASSAY AND DRUG DEVELOPMENT TECHNOLOGIES, 2004, 2 (02) : 121 - 129
[39] Guaranteeing on- and off-chip communication in embedded systems
Timmer, AH
Harmsze, FJ
Leijten, JAJ
Strik, MTJ
van Meerbergen, JL
IEEE COMPUTER SOCIETY WORKSHOP ON VLSI '99, PROCEEDINGS, 1999, : 93 - 98
[40] Enabling Long Debug Traces of HLS Circuits Using Bandwidth-Limited Off-Chip Storage Devices
Goeders, Jeffrey
2017 IEEE 25TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2017), 2017, : 136 - 143

← 1 2 3 4 5 →