High-Density FinFET One-Time Programmable Memory Cell With Intra-Fin-Cell-Isolation Technology

被引:5
|
作者
Peng, Ping Chun [1 ]
Chen, Yu-Zheng [1 ]
Hsiao, Woan Yun [2 ]
Chen, Kuang-Hsin [2 ]
Lin, Ching-Pin [2 ]
Tien, Bor-Zen [2 ]
Chang, Tzong-Sheng [2 ]
Lin, Chrong Jung [1 ]
King, Ya-Chin [1 ]
机构
[1] Natl Tsing Hua Univ, Inst Elect Engn, Hsinchu 300, Taiwan
[2] Taiwan Semicond Mfg Co, Proc Integrat Div, Hsinchu 300, Taiwan
关键词
Anti-fuse OTP; FinFET; high-k dielectric breakdown; logic NVM; CMOS; CONTACT; FUSE;
D O I
10.1109/LED.2015.2472300
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
The one-time programmable (OTP) cell with intra-Fin-cell-isolation (IFCI) on the FinFET high-k metal gate (HKMG) CMOS process is proposed and demonstrated. The field-enhanced dielectric breakdown at Fin corners enables this OTP cell to be operated at low program voltage with fast program speed. The new intra-Fin cell-to-cell isolation eliminates the required wide spacing in the conventional isolation schemes, which successfully shields the neighboring cells from program and read disturbs. Without introducing extra masks or process steps, the CMOS compatible IFCI OTP cell achieves an ultrasmall cell size of 0.076 mu m(2). More than six orders of ON-/OFF-read window is achieved under 4 V programming within 20 mu s.
引用
收藏
页码:1037 / 1039
页数:3
相关论文
共 50 条
  • [31] W/Ta2O5/TaN MIM capacitor for high density One Time Programmable memory
    Villaret, A.
    Ebrard, E.
    Casanova, N.
    Guillaumet, S.
    Candelier, P.
    Coronel, P.
    Schoellkopf, J-P.
    Skotnicki, T.
    ESSDERC 2007: PROCEEDINGS OF THE 37TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2007, : 230 - 233
  • [32] SOT and STT-Based 4-Bit MRAM Cell for High-Density Memory Applications
    Nisar, Arshid
    Dhull, Seema
    Mittal, Sparsh
    Kaushik, Brajesh Kumar
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (09) : 4384 - 4390
  • [33] Wear Relief for High-Density Phase Change Memory Through Cell Morphing Considering Process Variation
    Zhao, Mengying
    Jiang, Lei
    Shi, Liang
    Zhang, Youtao
    Xue, Chun Jason
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (02) : 227 - 237
  • [34] 3D resistive RAM cell design for high-density storage class memory—a review
    Boris Hudec
    Chung-Wei Hsu
    I-Ting Wang
    Wei-Li Lai
    Che-Chia Chang
    Taifang Wang
    Karol Fröhlich
    Chia-Hua Ho
    Chen-Hsi Lin
    Tuo-Hung Hou
    Science China Information Sciences, 2016, 59
  • [35] Novel gain cell with ferroelectric coplanar capacitor for high-density nonvolatile random-access memory
    Aoki, M
    Takauchi, H
    Tamura, H
    INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 942 - 944
  • [36] 3D resistive RAM cell design for high-density storage class memory—a review
    Boris HUDEC
    Chung-Wei HSU
    I-Ting WANG
    Wei-Li LAI
    Che-Chia CHANG
    Taifang WANG
    Karol FRHLICH
    Chia-Hua HO
    Chen-Hsi LIN
    Tuo-Hung HOU
    Science China(Information Sciences), 2016, 59 (06) : 35 - 55
  • [37] Vertical Cell Array using TCAT(Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory
    Jang, Jaehoon
    Kim, Han-Soo
    Cho, Wonseok
    Cho, Hoosung
    Kim, Jinho
    Shim, Sun Il
    Jang, Younggoan
    Jeong, Jae-Hun
    Son, Byoung-Keun
    Kim, Dong Woo
    Kim, Kihyun
    Shim, Jae-Joo
    Lim, Jin Soo
    Kim, Kyoung-Hoon
    Yi, Su Youn
    Lim, Ju-Young
    Chung, Dewill
    Moon, Hui-Chang
    Hwang, Sungmin
    Lee, Jong-Wook
    Son, Yong-Hoon
    Chung, U-In
    Lee, Won-Seong
    2009 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2009, : 192 - 193
  • [38] 14-nm FinFET 1.5 Mb Embedded High-K Charge Trap Transistor One Time Programmable Memory Using Differential Current Sensing
    Hunt-Schroeder, Eric
    Anand, Darren
    Fifield, John
    Roberge, Michael
    Pontius, Dale
    Jacunski, Mark
    Batson, Kevin
    Deming, Matthew
    Khan, Faraz
    Moy, Dan
    Cestero, Alberto
    Katz, Robert
    Chbili, Zakariae
    Banghart, Edmund
    Jiang, Liu
    Jayaraman, Balaji
    Tummuru, Rajesh R.
    Raghavan, Ramesh
    Mishra, Amit
    Robson, Norman
    Kirihata, Toshiaki
    IEEE SOLID-STATE CIRCUITS LETTERS, 2018, 1 (12): : 233 - 236
  • [39] 3D resistive RAM cell design for high-density storage class memory-a review
    Hudec, Boris
    Hsu, Chung-Wei
    Wang, I-Ting
    Lai, Wei-Li
    Chang, Che-Chia
    Wang, Taifang
    Frohlich, Karol
    Ho, Chia-Hua
    Lin, Chen-Hsi
    Hou, Tuo-Hung
    SCIENCE CHINA-INFORMATION SCIENCES, 2016, 59 (06)
  • [40] A scaled SONOS single-transistor memory cell for a high-density NOR structure with common source lines
    Kim, B
    Yi, SB
    Seo, KY
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 2002, 41 (06) : 945 - 948