Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs

被引:21
|
作者
Pathania, Anuj [1 ]
Irimiea, Alexandru Eugen [2 ]
Prakash, Alok [2 ]
Mitra, Tulika [2 ]
机构
[1] Karlsruhe Inst Technol, D-76021 Karlsruhe, Germany
[2] Natl Univ Singapore, Singapore 117548, Singapore
关键词
GPU; Power-Performance Model; Games;
D O I
10.1145/2744769.2744894
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Games have emerged as one of the most popular applications on mobile platforms. Recent platforms are now equipped with Heterogeneous Multiprocessor System-on-Chips (HMPSoCs) tightly integrating CPUs and GPUs on the same chip. This configuration enables high-end gaming on the platform but at the cost of high power consumption rapidly draining the underlying limited-capacity battery. The HMPSoCs are capable of independent Dynamic Voltage and Frequency Scaling (DVFS) for CPUs and GPUs for reduction in platform's power consumption. State-of-the-art power manager for mobile games on HMPSoCs oversimplifies the complex CPU-GPU interplay. In this paper, we develop power-performance models predicting the impact of DVFS on mobile gaming workloads. Based on our models, we propose an efficient power management strategy and implement it on an Odroid-XU+E mobile platform. Measurements on the platform show that our power manager provides on average 20% increase in performance per watt when compared to the state-of-the-art.
引用
收藏
页数:6
相关论文
共 50 条
  • [31] CMOS Leakage and Glitch Minimization for Power-Performance Tradeoff
    Lu, Yuanlin
    Agrawal, Vishwani D.
    JOURNAL OF LOW POWER ELECTRONICS, 2006, 2 (03) : 378 - 387
  • [32] Power-performance trade-offs for reconfigurable computing
    Noguera, J
    Badia, RM
    INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, 2004, : 116 - 121
  • [33] Architecture level power-performance tradeoffs for pipelined designs
    Ali, Haider
    Al-Hashirni, Bashir M.
    2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1791 - 1794
  • [34] Power-performance optimal DSP architectures and ASIC implementation
    Sheikh, Farhana
    Ler, Melinda
    Zlatanovici, Radu
    Markovic, Dejan
    Nikolic, Borivoje
    2006 FORTIETH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1-5, 2006, : 1480 - +
  • [35] Improving Performance by Matching Imbalanced Workloads with Heterogeneous Platforms
    Shen, Jie
    Varbanescu, Ana Lucia
    Zou, Peng
    Lu, Yutong
    Sips, Henk
    PROCEEDINGS OF THE 28TH ACM INTERNATIONAL CONFERENCE ON SUPERCOMPUTING, (ICS'14), 2014, : 241 - 250
  • [36] Power-performance Analysis of Metaheuristic Search Algorithms on the GPU
    Connors, Tiffany
    Qasem, Apan
    2015 SIXTH INTERNATIONAL GREEN COMPUTING CONFERENCE AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2015,
  • [37] Dynamic Power and Thermal Management of NoC-Based Heterogeneous MPSoCs
    Kornaros, George
    Pnevmatikatos, Dionisios
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
  • [38] Multirate Sampling for Power-Performance Tradeoff in Embedded Control
    Raha, Rajorshee
    Dutta, Souradeep
    Dey, Soumyajit
    Dasgupta, Pallab
    IEEE EMBEDDED SYSTEMS LETTERS, 2016, 8 (04) : 77 - 80
  • [39] Power-performance trade-off using pipeline delays
    Surendra, G
    Banerjee, S
    Nandy, SK
    ASP-DAC 2004: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2004, : 384 - 386
  • [40] Empirical study for optimization of power-performance with on-chip memory
    Takahashi, Chikafumi
    Sato, Mitsuhisa
    Takahashi, Daisuke
    Bokul, Taisuke
    Nakamura, Hiroshi
    Kond, Masaaki
    Fujita, Motonobu
    HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 466 - +