Impact of Dynamic Partial Reconfiguration on CONNECT Network-on-Chip for FPGAs

被引：0
|
作者：
Ahmed, Ramy [1 ,2 ]
Mostafa, Hassan [2 ,3 ,4 ]
Khalil, A. H. [2 ]
机构：
[1] Mentor, Cairo, Egypt
[2] Cairo Univ, Elect & Commun Engn Dept, Giza 12613, Egypt
[3] Amer Univ Cairo, Ctr Nanoelect & Devices, Cairo, Egypt
[4] Zewail City Sci & Technol, Cairo, Egypt
来源：
2018 13TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2018) | 2018年
关键词：
Dynamic Partial Reconfiguration; Network on Chip; Field Programmable Gate Arrays;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This work presents the Dynamic Partial Reconfiguration (DPR) support to CONNECT Network-on-Chip (NoC) and studies its impact on the network performance. Runtime reconfigurability expands the flexibility of NoCs and allows a full customization for the dynamic reconfigurable applications. In comparison with the fixed NoCs, the runtime reconfigurable NoCs result in area optimization by reusing a part of the network when idle during the runtime. A reconfiguration tool is developed which analyzes the user benchmarks in order to find the optimal network structure (configuration) for every benchmark.
引用
下载
收藏
页数：5
相关论文
共 50 条
  • [41] Dynamic Energy and Reliability Management in Network-on-Chip based Chip Multiprocessors
    Moghaddam, Milad Ghorbani
    2017 EIGHTH INTERNATIONAL GREEN AND SUSTAINABLE COMPUTING CONFERENCE (IGSC), 2017,
  • [42] Heterogeneous Photonic Network-on-Chip with Dynamic Bandwidth Allocation
    Shah, Ankit
    Mansoor, Naseef
    Johnstone, Ben
    Ganguly, Amlan
    Alarcon, Sonia Lopez
    2014 27TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), 2014, : 249 - 254
  • [43] Dynamic Fault Tolerance Approach for Network-on-Chip Architecture
    Khalil, Kasem
    Kumar, Ashok
    Bayoumi, Magdy
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2024, 14 (03) : 384 - 394
  • [44] Three-Dimensional Stacked Nanophotonic Network-on-Chip Architecture with Minimal Reconfiguration
    Morris, Randy W., Jr.
    Kodi, Avinash Karanth
    Louri, Ahmed
    Whaley, Ralph D., Jr.
    IEEE TRANSACTIONS ON COMPUTERS, 2014, 63 (01) : 243 - 255
  • [45] A Dynamic Link-Width Optimization for Network-on-Chip
    Wang, Daihan
    Koibuchi, Michihiro
    Yoneda, Tomohiro
    Matsutani, Hiroki
    Amano, Hideharu
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 2, 2011, : 106 - 108
  • [46] Dynamic Application Mapping Algorithm for Wireless Network-on-Chip
    Rezaei, Amin
    Daneshtalab, Masoud
    Zhao, Danella
    Safaei, Farshad
    Wang, Xiaohang
    Ebrahimi, Masoumeh
    23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), 2015, : 421 - 424
  • [47] Accelerating Binarized Convolutional Neural Networks with Dynamic Partial Reconfiguration on Disaggregated FPGAs
    Skrimponis, Panagiotis
    Pissadakis, Emmanouil
    Alachiotis, Nikolaos
    Pnevmatikatos, Dionisios
    PARALLEL COMPUTING: TECHNOLOGY TRENDS, 2020, 36 : 691 - 700
  • [48] SEU Mitigation for SRAM-Based FPGAs through Dynamic Partial Reconfiguration
    Bolchini, Cristiana
    Quarta, Davide
    Santambrogio, Marco D.
    GLSVLSI'07: PROCEEDINGS OF THE 2007 ACM GREAT LAKES SYMPOSIUM ON VLSI, 2007, : 55 - 60
  • [49] Dynamic task mapping for Network-on-Chip based systems
    Maqsood, Tahir
    Ali, Sabeen
    Malik, Saif U. R.
    Madani, Sajjad A.
    JOURNAL OF SYSTEMS ARCHITECTURE, 2015, 61 (07) : 293 - 306
  • [50] OCEAN, a flexible adaptive Network-On-Chip for dynamic applications
    Devaux, Ludovic
    Pillement, Sebastien
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (04) : 337 - 357
12345