Impact of Dynamic Partial Reconfiguration on CONNECT Network-on-Chip for FPGAs

被引：0
|
作者：
Ahmed, Ramy [1 ,2 ]
Mostafa, Hassan [2 ,3 ,4 ]
Khalil, A. H. [2 ]
机构：
[1] Mentor, Cairo, Egypt
[2] Cairo Univ, Elect & Commun Engn Dept, Giza 12613, Egypt
[3] Amer Univ Cairo, Ctr Nanoelect & Devices, Cairo, Egypt
[4] Zewail City Sci & Technol, Cairo, Egypt
来源：
2018 13TH INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2018) | 2018年
关键词：
Dynamic Partial Reconfiguration; Network on Chip; Field Programmable Gate Arrays;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This work presents the Dynamic Partial Reconfiguration (DPR) support to CONNECT Network-on-Chip (NoC) and studies its impact on the network performance. Runtime reconfigurability expands the flexibility of NoCs and allows a full customization for the dynamic reconfigurable applications. In comparison with the fixed NoCs, the runtime reconfigurable NoCs result in area optimization by reusing a part of the network when idle during the runtime. A reconfiguration tool is developed which analyzes the user benchmarks in order to find the optimal network structure (configuration) for every benchmark.
引用
收藏
页数：5
相关论文
共 50 条
  • [1] Design of a reconfigurable network-on-chip for next generation FPGAs using Dynamic Partial Reconfiguration
    Ramy, Ahmed
    Mostafa, Hassan
    Khalil, A. H.
    [J]. MICROELECTRONICS JOURNAL, 2021, 108
  • [2] The CONNECT Network-on-Chip Generator
    Papamichael, Michael K.
    Hoe, James C.
    [J]. COMPUTER, 2015, 48 (12) : 72 - 79
  • [3] Dynamic partial reconfiguration in FPGAs
    Wang Lie
    Wu Feng-yan
    [J]. 2009 THIRD INTERNATIONAL SYMPOSIUM ON INTELLIGENT INFORMATION TECHNOLOGY APPLICATION, VOL 2, PROCEEDINGS, 2009, : 445 - 448
  • [4] Application-based dynamic reconfiguration in optical network-on-chip
    Falahati, Hajar
    Koohi, Somayyeh
    Hessabi, Shaahin
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 2015, 45 : 417 - 429
  • [5] A Scalable Network-on-Chip based Neural Network Implementation on FPGAs
    Thanh Thi Thanh Bui
    Phillips, Braden
    [J]. 2019 IEEE - RIVF INTERNATIONAL CONFERENCE ON COMPUTING AND COMMUNICATION TECHNOLOGIES (RIVF), 2019, : 30 - 35
  • [6] Evaluating network-on-chip for homogeneous embedded multiprocessors in FPGAs
    Freitas, Henrique C.
    Colomb, Dalton M.
    Kastensmidt, Fernanda L.
    Navaux, Philippe O. A.
    [J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 3776 - +
  • [7] SoCWire: A Robust and Fault Tolerant Network-on-Chip Approach for a Dynamic Reconfigurable System-on-Chip in FPGAs
    Osterloh, Bjoern
    Michalik, Harald
    Fiethe, Bjoern
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS-ARCS 2009, 22ND INTERNATIONAL CONFERENCE, 2009, 5455 : 50 - 59
  • [8] Hotspot prevention through runtime reconfiguration in network-on-chip
    Link, GM
    Vijaykrishnan, N
    [J]. DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 648 - 649
  • [9] Partial reconfiguration on FPGAs
    [J]. Koch, D., 1600, Springer Verlag, Tiergartenstrasse 17, Heidelberg, D-69121, Germany (153 LNEE):
  • [10] STATICROUTE: A NOVEL ROUTER FOR THE DYNAMIC PARTIAL RECONFIGURATION OF FPGAS
    Al Farisi, Brahim
    Bruneel, Karel
    Stroobandt, Dirk
    [J]. 2013 23RD INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS (FPL 2013) PROCEEDINGS, 2013,
12345