Timing-based delay test for screening small delay defects

被引:56
|
作者
Ahmed, Nisar [1 ]
Tehranipoor, Mohammad [1 ]
Jayaram, Vinay [1 ]
机构
[1] Univ Maryland Baltimore Cty, Dept Comp Engn, Baltimore, MD 21228 USA
关键词
reliability; delay testing; test generation;
D O I
10.1109/DAC.2006.229261
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The delay fault test pattern set generated by timing unaware commercial ATPG tools mostly affects very short paths, thereby increasing the escape chance of smaller delay defects. These small delay defects might be activated on longer paths during functional operation and cause a timing failure. This paper presents an improved pattern generation technique for transition fault model, which provides a higher coverage of small delay defect that lie along the long paths, using a commercial no-timing ATPG tool. The proposed technique pre-processes the scan flip-flops based on their least slack path and the detectable delay defect size. A new delay defect size metric based on the affected path length and required increase in test frequency is developed. We then perform pattern generation and apply a novel pattern selection technique to screen test patterns affecting longer paths. Using this technique will provide the opportunity of using existing timing unaware ATPG tools as slack based ATPG. The resulting pattern set improves the defect screening capability of small delay defects.
引用
收藏
页码:320 / 325
页数:6
相关论文
共 50 条
  • [1] Enhanced timing-based transition delay testing for small delay defects
    Putman, Richard
    Gawde, Rahul
    24TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2006, : 336 - +
  • [2] GPU-Based Timing-Aware Test Generation for Small Delay Defects
    Liao, Kuan-Yu
    Chen, Po-Juei
    Lin, Ang-Feng
    Li, James Chien-Mo
    Hsiao, Michael S.
    Wang, Laung-Terng
    2014 19TH IEEE EUROPEAN TEST SYMPOSIUM (ETS 2014), 2014,
  • [3] TEST QUALITY ASSESSMENT BASED ON SMALL DELAY DEFECTS
    Bareisa, Eduardas
    Jusas, Vacius
    Motiejunas, Kestutis
    Seinauskas, Rimantas
    Tamosevicius, Zydrunas
    INFORMATION TECHNOLOGY AND CONTROL, 2009, 38 (04): : 263 - 270
  • [4] Timing-aware diagnosis for small delay defects
    Aikyo, Takashi
    Takahashi, Hiroshi
    Higami, Yoshinobu
    Ootsu, Junichi
    Ono, Kyohei
    Takamatsu, Yuzo
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 223 - 231
  • [5] Optimal Test Clock Frequency Based Test Option Generation for Small Delay Defects
    Muthukrishnan, Prathiba
    Sathasivam, Sivanantham
    IEEE ACCESS, 2023, 11 : 115556 - 115567
  • [6] Exploiting Path Delay Test Generation to Develop Better TDF Tests for Small Delay Defects
    Srivastava, Ankush
    Singh, Adit D.
    Singh, Virendra
    Saluja, Kewal K.
    2017 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2017,
  • [7] A Heuristic Path Selection Method for Small Delay Defects Test
    Foroutan, Paniz
    Kamal, Mehdi
    Navabi, Zainalabedin
    PROCEEDINGS OF THE 2014 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFTS), 2014, : 252 - 257
  • [8] Test Quality Improvement with Timing-aware ATPG: Screening small delay defect case study
    Chang, Che-Jen
    Kobayashi, Takeo
    2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 1058 - 1058
  • [9] Circuit Topology-Based Test Pattern Generation for Small-Delay Defects
    Goel, Sandeep Kumar
    Chakrabarty, Krishnendu
    Yilmaz, Mahmut
    Peng, Ke
    Tehranipoor, Mohammad
    2010 19TH IEEE ASIAN TEST SYMPOSIUM (ATS 2010), 2010, : 307 - 312
  • [10] An Accurate Timing-aware Diagnosis Algorithm for Multiple Small Delay Defects
    Chen, Po-Juei
    Hsu, Wei-Li
    Li, James C. -M.
    Tseng, Nan-Hsin
    Chen, Kuo-Yin
    Changchien, Wei-pin
    Liu, Charles C. C.
    2011 20TH ASIAN TEST SYMPOSIUM (ATS), 2011, : 291 - 296