共 50 条
- [31] An All-Digital Offset PLL Architecture [J]. 2010 IEEE RADIO FREQUENCY INTEGRATED CIRCUITS RFIC SYMPOSIUM, 2010, : 17 - 20
- [32] PAVING THE WAY TO ALL-DIGITAL BROADCASTING [J]. ELECTRONICS AND POWER, 1985, 31 (06): : 435 - 440
- [33] Towards an All-digital Time Scale [J]. 2011 JOINT CONFERENCE OF THE IEEE INTERNATIONAL FREQUENCY CONTROL SYMPOSIUM/EUROPEAN FREQUENCY AND TIME FORUM PROCEEDINGS, 2011, : 685 - 689
- [34] An all-digital PLL clock multiplier [J]. 2002 IEEE ASIA-PACIFIC CONFERENCE ON ASIC PROCEEDINGS, 2002, : 275 - 278
- [35] PLD MODELING OF ALL-DIGITAL DLL [J]. JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2009, 60 (05): : 246 - 254
- [36] An all-digital duty cycle corrector [J]. 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, 2006, : 195 - +
- [38] ISDN: the new, all-digital network [J]. International Journal of Network Management, 1996, 6 (03) : 129 - 134
- [40] A simple all-digital PET system [J]. MEDICAL IMAGING 2007: PHYSICS OF MEDICAL IMAGING, PTS 1-3, 2007, 6510