Layout based full chip thermal simulations of stacked 3D integrated circuits

被引：0
|
作者：
Raman, A
Turowski, M
Mar, M
机构：
来源：
ELECTRONIC AND PHOTONIC PACKAGING, ELECTRICAL SYSTEMS AND PHOTONIC DESIGN AND NANOTECHNOLOGY - 2003 | 2003年
关键词：
3D IC stack; localized heating; inter-layer dielectric (ILD); thermal vias; simulations;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper presents full-chip scale detailed thermal simulations of three-dimensional (31)) integrated circuit (IC) stacks. The inter-layer dielectric (ILD) and inter-metal dielectric (IMD) materials inside 3D IC stacks may cause extensive localized heating. The influence of multiple layers of dielectrics on heat trapping inside the 31) stack is analyzed. Different methods to minimize such localized heating are studied. It is shown that the use of thermal vias is very effective in heat dissipation from the hot spots. Comparisons are made between several 3D IC configurations to verify these conclusions.
引用
收藏
页码：159 / 164
页数：6
相关论文
共 50 条
  • [41] Thermal-Aware Test Scheduling for NOC-Based 3D Integrated Circuits
    Xiang, Dong
    Liu, Gang
    Chakrabarty, Krishnendu
    Fujiwara, Hideo
    [J]. 2013 IFIP/IEEE 21ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2013, : 96 - 101
  • [42] Thermal Analysis of 3D Integrated Circuits Based on Discontinuous Galerkin Finite Element Method
    Zjajo, Amir
    van der Meijs, Nick
    van Leuken, Rene
    [J]. 2012 13TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED), 2012, : 117 - 122
  • [43] 3D-Convolution Based Fast Transient Thermal Model for 3D Integrated Circuits: Methodology and Applications
    Maggioni, Federica Lidia Teresa
    Oprins, Herman
    Milojevic, Dragomir
    Beyne, Eric
    De Wolf, Ingrid
    Baelmans, Martine
    [J]. 2015 31ST ANNUAL SEMICONDUCTOR THERMAL MEASUREMENT, MODELING & MANAGEMENT SYMPOSIUM (SEMI-THERM), 2015, : 107 - 112
  • [44] Timing Driven Global Router with a Pin Partition Method for 3D Stacked Integrated Circuits
    Song, Jiho
    Jang, Cheoljon
    Cho, Kyungin
    Go, Seungryeol
    Chong, Jongwha
    [J]. 18TH IEEE INTERNATIONAL SYMPOSIUM ON CONSUMER ELECTRONICS (ISCE 2014), 2014,
  • [45] Fast 3D thick mask model for full-chip EUVL simulations
    Liu, Peng
    Xie, Xiaobo
    Liu, Wei
    Gronlund, Keith
    [J]. EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IV, 2013, 8679
  • [46] Anisotropic equivalent thermal conductivity model for efficient and accurate full-chip-scale numerical simulation of 3D stacked IC
    Pi, Yudan
    Wang, Ningyu
    Chen, Jing
    Miao, Min
    Jin, Yufeng
    Wang, Wei
    [J]. INTERNATIONAL JOURNAL OF HEAT AND MASS TRANSFER, 2018, 120 : 361 - 378
  • [47] Parametric thermal modeling of 3D stacked chip electronics with interleaved solid beat spreaders
    Gerlach, David W.
    Joshi, Yogendra K.
    [J]. 2006 PROCEEDINGS 10TH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONICS SYSTEMS, VOLS 1 AND 2, 2006, : 1208 - +
  • [48] Thermal Accumulation Improvement for Fabrication Manufacturing of Monolithic 3D Integrated Circuits
    Liu, Y. -T.
    Lee, M. H.
    Chen, H. T.
    Huang, C. -F.
    Peng, C-Y.
    Lee, L. -S.
    Kao, M. -J.
    [J]. 2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 1199 - +
  • [49] Test and Debug Solutions for 3D-Stacked Integrated Circuits
    Deutsch, Sergej
    Chakraharty, Krishnendu
    [J]. 2015 IEEE INTERNATIONAL TEST CONFERENCE (ITC), 2015,
  • [50] Design consideration of a 3D stacked power supply on chip
    Ono, Kota
    Hiura, Kengo
    Matsumoto, Sathoshi
    [J]. 2018 IEEE 68TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC 2018), 2018, : 1276 - 1282
12345