Concurrent error detection in array multipliers for GF(2m) fields

被引：21
|
作者：
Chiou, CW [1 ]
机构：
[1] Ching Yun Inst Technol, Dept Elect Engn, Chungli 320, Taiwan
来源：
ELECTRONICS LETTERS | 2002年 / 38卷 / 14期
关键词：
D O I：
10.1049/el:20020468
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Based on Lee-Lu-Lee's array multipliers and the RESO method, a concurrent error detection scheme in array multipliers for GF(2(m)) fields is presented and only one clock cycle is added. The fault tolerant capability in such array multipliers is also included and only two extra clock cycles are required.
引用
收藏
页码：688 / 689
页数：2
相关论文
共 50 条
  • [21] Concurrent error detection in array multipliers by BIDO
    Chen, TH
    Lee, YP
    Chen, LG
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1995, 142 (06): : 425 - 430
  • [22] Concurrent error detection in a bit-parallel systolic multiplier for dual basis of GF(2m)
    Lee, CY
    Chiou, C
    Lin, JM
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2005, 21 (05): : 539 - 549
  • [23] Concurrent Error Detection in a Bit-Parallel Systolic Multiplier for Dual Basis of GF(2m)
    Chiou-Yng Lee
    Che Wun Chiou
    Jim-Min Lin
    Journal of Electronic Testing, 2005, 21 : 539 - 549
  • [24] Concurrent Error Detection in Digit-Serial Normal Basis Multiplication over GF(2m)
    Lee, Chiou-Yng
    2008 22ND INTERNATIONAL WORKSHOPS ON ADVANCED INFORMATION NETWORKING AND APPLICATIONS, VOLS 1-3, 2008, : 1499 - 1504
  • [25] Transition faults detection in bit parallel multipliers over GF(2m)
    Bengal Engineering and Science University, Shibpur Howrah-711103, India
    不详
    不详
    WSEAS Trans. Circuits Syst., 2008, 12 (1049-1059): : 1049 - 1059
  • [26] Efficient bit-parallel multipliers over finite fields GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    COMPUTERS & ELECTRICAL ENGINEERING, 2010, 36 (05) : 955 - 968
  • [27] A novel architecture for Galois fields GF(2m) multipliers based on Mastrovito scheme
    Petra, Nicola
    De Caro, Davide
    Strollo, Antonio G. M.
    IEEE TRANSACTIONS ON COMPUTERS, 2007, 56 (11) : 1470 - 1483
  • [28] A Pipeline Algorithm to Speed Up Array Multipliers in GF(2(m)) Fields
    Chiou, Che-Wun
    Chou, Fu-Hua
    Shu, Su-Frang
    Lin, Jim-Min
    JOURNAL OF APPLIED SCIENCE AND ENGINEERING, 2005, 8 (04): : 273 - 282
  • [29] Error-correcting codes for concurrent error correction in bit-parallel systolic and scalable multipliers for shifted dual basis of GF(2m)
    Lee, Chiou-Yng
    Meher, Pramod Kumar
    Chen, Yung-Hui
    Journal of Computers, 2011, 22 (03): : 37 - 52
  • [30] Partition algorithm for parallel processing of array multiplication in GF(2m) fields
    Chiou, CW
    INTERNATIONAL JOURNAL OF COMPUTER MATHEMATICS, 2003, 80 (07) : 805 - 809
12345