Self-calibration of digital phase-locked loops

被引:4
|
作者
Veillette, BR
Roberts, GW
机构
关键词
D O I
10.1109/CICC.1997.606583
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel method for the measurement of the jitter transfer function of digital phase-locked loops is presented. The signal generation and analysis circuits are entirely digital except for an extra charge-pump. They hence do not require calibration. Contrary to other phase-locked loop digital measurement schemes, a clock frequency larger than the phase-locked loop operating frequency is not necessary. Because the area overhead is small, our scheme is highly amenable to on-chip tuning of analog components for compliance to specifications. This method could also be used to implement built-in self-test for phase-locked loops. Experiments with discrete components show the jitter transfer function measuring method is sound.
引用
收藏
页码:49 / 52
页数:4
相关论文
共 50 条
  • [1] A Novel Application of FM-ADC Toward the Self-Calibration of Phase-Locked Loops
    Liobe, John
    Geisler, Richard
    Margala, Martin
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2008, 55 (09) : 2491 - 2504
  • [2] DIGITAL PHASE-LOCKED LOOPS
    不详
    [J]. HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
  • [3] Digital Phase-Locked Loops
    Levantino, Salvatore
    [J]. 2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
  • [4] A Digital BIST for Phase-Locked Loops
    Sliech, Kevin
    Margala, Martin
    [J]. 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
  • [5] Advanced Digital Phase-Locked Loops
    Levantino, Salvatore
    [J]. 2013 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2013,
  • [6] ON OPTIMUM DIGITAL PHASE-LOCKED LOOPS
    GUPTA, SC
    [J]. IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 340 - &
  • [7] Chimeras in digital phase-locked loops
    Paul, Bishwajit
    Banerjee, Tanmoy
    [J]. CHAOS, 2019, 29 (01)
  • [8] OPTIMUM DIGITAL PHASE-LOCKED LOOPS
    RUDDELL, AJ
    ROSIE, AM
    [J]. ELECTRONICS LETTERS, 1975, 11 (18) : 440 - 441
  • [9] A SURVEY OF DIGITAL PHASE-LOCKED LOOPS
    LINDSEY, WC
    CHIE, CM
    [J]. PROCEEDINGS OF THE IEEE, 1981, 69 (04) : 410 - 431
  • [10] A Novel Calibration Method for Phase-Locked Loops
    Marco Cassia
    Peter Shah
    Erik Bruun
    [J]. Analog Integrated Circuits and Signal Processing, 2005, 42 : 77 - 84