Self-calibration of digital phase-locked loops

被引:4
|
作者
Veillette, BR
Roberts, GW
机构
关键词
D O I
10.1109/CICC.1997.606583
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A novel method for the measurement of the jitter transfer function of digital phase-locked loops is presented. The signal generation and analysis circuits are entirely digital except for an extra charge-pump. They hence do not require calibration. Contrary to other phase-locked loop digital measurement schemes, a clock frequency larger than the phase-locked loop operating frequency is not necessary. Because the area overhead is small, our scheme is highly amenable to on-chip tuning of analog components for compliance to specifications. This method could also be used to implement built-in self-test for phase-locked loops. Experiments with discrete components show the jitter transfer function measuring method is sound.
引用
收藏
页码:49 / 52
页数:4
相关论文
共 50 条
  • [21] QUASI-OPTIMUM DIGITAL PHASE-LOCKED LOOPS
    POLK, DR
    GUPTA, SC
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1973, CO21 (01) : 75 - 82
  • [22] CIRCUMVENTING BCD ADDITION IN DIGITAL PHASE-LOCKED LOOPS
    MARTIN, L
    [J]. ELECTRONICS, 1972, 45 (11): : 100 - &
  • [23] HYBRID CASCADING OF ANALOG AND DIGITAL PHASE-LOCKED LOOPS
    BHATTACHARYA, AK
    MAJUMDAR, T
    RAY, SK
    [J]. INDIAN JOURNAL OF PURE & APPLIED PHYSICS, 1978, 16 (10) : 911 - 920
  • [24] Stability Criteria for Classical Digital Phase-Locked Loops
    Abu Bakar, Siti Juliana
    Ahmad, Nur Syazreen
    [J]. 9TH INTERNATIONAL CONFERENCE ON ROBOTIC, VISION, SIGNAL PROCESSING AND POWER APPLICATIONS: EMPOWERING RESEARCH AND INNOVATION, 2017, 398 : 427 - 433
  • [25] DIGITAL PHASE-LOCKED LOOPS MOVE INTO ANALOG TERRITORY
    GREER, WT
    KEAN, B
    [J]. ELECTRONIC DESIGN, 1982, 30 (07) : 95 - 100
  • [26] STABILITY OF SYNCHRONIZATION IN NETWORKS OF DIGITAL PHASE-LOCKED LOOPS
    GOLDSZTEIN, G
    STROGATZ, SH
    [J]. INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 1995, 5 (04): : 983 - 990
  • [27] DESIGN OF TYPE 2 DIGITAL PHASE-LOCKED LOOPS
    ATKINSON, P
    ALLEN, AJ
    [J]. RADIO AND ELECTRONIC ENGINEER, 1975, 45 (11): : 657 - 666
  • [28] Frequency Oscillations Estimates for Digital Phase-Locked Loops
    Leonov, G. A.
    Fyodorov, A. A.
    [J]. DOKLADY MATHEMATICS, 2011, 84 (02) : 761 - 764
  • [29] Design of phase-locked loops for digital signal processors
    Leonov, Gennadii
    Seledzhi, Svetlana
    [J]. INTERNATIONAL JOURNAL OF INNOVATIVE COMPUTING INFORMATION AND CONTROL, 2005, 1 (04): : 779 - 789
  • [30] Digital phase-locked loops tracked by a relay sensor
    Bonnet, C
    Partington, JR
    Sorine, M
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 1999, 47 (05) : 667 - 669