Advanced Digital Phase-Locked Loops

被引：0

作者：

Levantino, Salvatore ^{[1
]}

机构：

[1] Politecn Milan, Milan, Italy

来源：

关键词：

JITTER TRANSFER;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页数：95

共 50 条

[1] DIGITAL PHASE-LOCKED LOOPS
不详
[J]. HEWLETT-PACKARD JOURNAL, 1987, 38 (10): : 15 - 15
[2] Digital Phase-Locked Loops
Levantino, Salvatore
[J]. 2018 IEEE CUSTOM INTEGRATED CIRCUITS CONFERENCE (CICC), 2018,
[3] A Digital BIST for Phase-Locked Loops
Sliech, Kevin
Margala, Martin
[J]. 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 134 - 142
[4] ON OPTIMUM DIGITAL PHASE-LOCKED LOOPS
GUPTA, SC
[J]. IEEE TRANSACTIONS ON COMMUNICATION TECHNOLOGY, 1968, CO16 (02): : 340 - &
[5] Chimeras in digital phase-locked loops
Paul, Bishwajit
Banerjee, Tanmoy
[J]. CHAOS, 2019, 29 (01)
[6] OPTIMUM DIGITAL PHASE-LOCKED LOOPS
RUDDELL, AJ
ROSIE, AM
[J]. ELECTRONICS LETTERS, 1975, 11 (18) : 440 - 441
[7] A SURVEY OF DIGITAL PHASE-LOCKED LOOPS
LINDSEY, WC
CHIE, CM
[J]. PROCEEDINGS OF THE IEEE, 1981, 69 (04) : 410 - 431
[8] Smoothing the Way for Digital Phase-Locked Loops
Ho, Cheng-Ru
Chen, Mike Shuo-Wei
[J]. IEEE MICROWAVE MAGAZINE, 2019, 20 (05) : 80 - 97
[9] PHASE-LOCKED LOOPS
GUPTA, SC
[J]. PROCEEDINGS OF THE IEEE, 1975, 63 (02) : 291 - 306
[10] Phase-locked loops
Bateman, C
[J]. ELECTRONICS WORLD, 2000, 106 (1769): : 392 - 395