Design Space Exploration for Architectural Synthesis-A Survey

被引:2
|
作者
Shathanaa, R. [1 ]
Ramasubramanian, N. [1 ]
机构
[1] Natl Inst Technol, Tiruchirapalli 620015, India
关键词
Design Space Exploration; Pareto-optimal; High-level design; Design metrics;
D O I
10.1007/978-981-10-8636-6_55
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
Design Space Exploration (DSE) is the process of exploring design alternatives and it is iterative in nature. It includes a vast set of design choices and relies largely on the decision of the architect. The number of design constructs for a particular design is huge and it exponentially increases the problem complexity. To speed up the exploration process, many algorithms that find the optimal designs automatically have been proposed. This work presents a survey on the different techniques proposed to solve the Design Space Exploration problem by reducing the design space-time in order to provide good insight to researchers for further exploration.
引用
收藏
页码:519 / 527
页数:9
相关论文
共 50 条
  • [21] Space field and architectural design
    de Lima Montenegro Filho, Roberto Alves
    [J]. GEOGRAFICIDADE, 2021, 11 : 79 - 95
  • [22] Architectural exploration using behavioral synthesis
    Goli, A
    Lee, M
    Hsu, YC
    [J]. NINTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE AND EXHIBIT, PROCEEDINGS, 1996, : 143 - 146
  • [23] INTEGRATED SCHEDULING AND BINDING - A SYNTHESIS APPROACH FOR DESIGN SPACE EXPLORATION
    BALAKRISHNAN, M
    MARWEDEL, P
    [J]. 26TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, 1989, : 68 - 74
  • [24] Online Learning RTL Synthesis for Automated Design Space Exploration
    Paletti, Daniele
    Peverelli, Francesco
    Conficconi, Davide
    [J]. 2022 IEEE 36TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM WORKSHOPS (IPDPSW 2022), 2022, : 69 - 76
  • [25] Automatic Communication Synthesis with Hardware Sharing for Design Space Exploration
    Ando, Yuki
    Shibata, Seiya
    Honda, Shinya
    Tomiyama, Hiroyuki
    Takada, Hiroaki
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 1863 - 1866
  • [26] A design space exploration scheme for data-path synthesis
    Mandal, CA
    Chakrabarti, PP
    Ghose, S
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 1999, 7 (03) : 331 - 338
  • [27] Coprocessor Design Space Exploration using High Level Synthesis
    Lakshminarayana, Avinash
    Ahuja, Sumit
    Shukla, Sandeep
    [J]. PROCEEDINGS OF THE ELEVENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2010), 2010, : 879 - 884
  • [28] Design Space Exploration and Synthesis of CMOS Low Noise Amplifiers
    Thangavelu, Laxmikandan
    Ramakrishna, P., V
    [J]. 2012 INTERNATIONAL SYMPOSIUM ON ELECTRONIC SYSTEM DESIGN (ISED 2012), 2012, : 38 - 42
  • [29] Grey Wolf Optimizer Driven design space exploration: A novel framework for multi-objective trade-off in architectural synthesis
    Siddavaatam, Prathap
    Sedaghat, Reza
    [J]. SWARM AND EVOLUTIONARY COMPUTATION, 2019, 49 : 44 - 61
  • [30] Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support
    Schafer, Benjamin Carrion
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (02) : 51 - 54