Coprocessor Design Space Exploration using High Level Synthesis

被引:0
|
作者
Lakshminarayana, Avinash [1 ]
Ahuja, Sumit [1 ]
Shukla, Sandeep [1 ]
机构
[1] Virginia Polytech Inst & State Univ, FERMAT Lab, Blacksburg, VA 24061 USA
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Hardware/software co-design has been an area of research for a few decades. Currently co-design is utilized to create hardware coprocessors for compute intensive tasks of a system (which otherwise, performed in software, will not meet the performance goals). Design of correct hardware coprocessors with area, timing and power constraints is a time consuming task. In this paper, we present a methodology to alleviate this problem up to a certain extent. First, we show how to adopt a high-level synthesis tool in design space exploration to converge towards efficient hardware coprocessors. Second, we show, through a series of case studies that, a system-level approach, keeping platform specific optimizations in mind, can help in doing such an exploration efficiently.
引用
收藏
页码:879 / 884
页数:6
相关论文
共 50 条
  • [1] Design Space Exploration of LDPC Decoders Using High-Level Synthesis
    Andrade, Joao
    George, Nithin
    Karras, Kimon
    Novo, David
    Pratas, Frederico
    Sousa, Leonel
    Ienne, Paolo
    Falcao, Gabriel
    Silva, Vitor
    [J]. IEEE ACCESS, 2017, 5 : 14600 - 14615
  • [2] Design Space Exploration of Multiple Loops on FPGAs using High Level Synthesis
    Zhong, Guanwen
    Venkataramani, Vanchinathan
    Liang, Yun
    Mitra, Tulika
    Niar, Smail
    [J]. 2014 32ND IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2014, : 456 - 463
  • [3] Design Space Exploration of a Stereo Vision System using High-Level Synthesis
    Qamar, Affaq
    Passerone, Claudio
    Lavagno, Luciano
    Gregoretti, Francesco
    [J]. 2014 17TH IEEE MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (MELECON), 2014, : 500 - 504
  • [4] Hierarchical High-Level Synthesis Design Space Exploration with Incremental Exploration Support
    Schafer, Benjamin Carrion
    [J]. IEEE EMBEDDED SYSTEMS LETTERS, 2015, 7 (02) : 51 - 54
  • [5] Divide and Conquer High-Level Synthesis Design Space Exploration
    Schafer, Benjamin Carrion
    Wakabayashi, Kazutoshi
    [J]. ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2012, 17 (03)
  • [6] Adaptive Simulated Annealer for High Level Synthesis Design Space Exploration
    Schafer, Benjamin Carrion
    Takenaka, Takashi
    Wakabayashi, Kazutoshi
    [J]. 2009 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PROGRAM, 2009, : 106 - 109
  • [7] Lattice-Traversing Design Space Exploration for High Level Synthesis
    Ferretti, Lorenzo
    Ansaloni, Giovanni
    Pozzi, Laura
    [J]. 2018 IEEE 36TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2018, : 210 - 217
  • [8] Probabilistic Multiknob High-Level Synthesis Design Space Exploration Acceleration
    Schafer, Benjamin Carrion
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2016, 35 (03) : 394 - 406
  • [9] Transfer Learning for Design-Space Exploration with High-Level Synthesis
    Kwon, Jihye
    Carloni, Luca P.
    [J]. PROCEEDINGS OF THE 2020 ACM/IEEE 2ND WORKSHOP ON MACHINE LEARNING FOR CAD (MLCAD '20), 2020, : 163 - 168
  • [10] AutoScaleDSE: A Scalable Design Space Exploration Engine for High-Level Synthesis
    Jun, Hyegang
    Ye, Hanchen
    Jeong, Hyunmin
    Chen, Deming
    [J]. ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2023, 16 (03)