共 50 条
- [23] Characterizing soft error rates of 65-nm SOTB and bulk SRAMs with muon and neutron beams 2018 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2018,
- [24] Development of a nuclear reaction database on silicon for simulation of neutron-induced single-event upsets in microelectronics and its application INTERNATIONAL CONFERENCE ON NUCLEAR DATA FOR SCIENCE AND TECHNOLOGY, PTS 1 AND 2, 2005, 769 : 1646 - 1649
- [26] A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (02): : 137 - 145
- [27] A 10-Transistor 65 nm SRAM Cell Tolerant to Single-Event Upsets Journal of Electronic Testing, 2016, 32 : 137 - 145
- [30] Simulation of Proton Induced Single Event Upsets in Bulk Nano-CMOS SRAMs 17TH IEEE INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT 2019), 2019,