共 50 条
- [21] Chip-package co-design of a 4.7 GHz VCO [J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
- [22] Analysis of VCO jitter in chip-package co-design [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 181 - 184
- [23] Chip-package co-design of a 4.7 GHz VCO [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
- [24] System Aware Floorplanning for Chip-Package Co-design [J]. 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
- [25] Chip Package Co-design and Physical Verification for Heterogeneous Integration [J]. PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
- [26] Chip-package-board reliability of System-in-Package using laminate chip embedding technology based on Cu leadframe [J]. 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
- [27] Case Study on Chip-Package-Board Simulation for Millimeter-wave Integrated Circuit Design Purpose [J]. 2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 275 - 277
- [29] Fast Electromagnetic Modeling of 3D Interconnects on Chip-package-board [J]. PIERS 2010 CAMBRIDGE: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM PROCEEDINGS, VOLS 1 AND 2, 2010, : 769 - +