EMI reduction by chip-package-board co-design

被引:0
|
作者
Kiyoshige, Sho [1 ]
Ichimura, Wataru [1 ]
Terasaki, Masahiro [1 ]
Kobayashi, Ryota [1 ]
Sudo, Toshio [1 ]
机构
[1] Shibaura Inst Technol, Koto Ku, Tokyo 108, Japan
关键词
CIRCUITS;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Electromagnetic radiation is always headachy issue in developing various electronic systems. Because electro-magnetic radiation and interference (EMI) is very sensitive to signal routing and physical layout of power distribution network (PDN) in package and board as well as chip design. Therefore, chip-package co-design is becoming important by taking into account the total PDN impedance seen from the chip. Especially, parallel resonance peaks in the PDN due to the chip-package interaction induces the unwanted power supply fluctuation, and results in serious EMI troubles. In this paper, three test chips were designed with different on-chip PDN properties. These three chips were intended to have typical characteristics; oscillatory region and damped condition. Then, the effects of the total PDN impedance on EMI have been studied. In particular, anti-resonance peak was properly suppressed by establishing critical damping condition in chip-package-board co-design. EMI has been proved to be dramatically reduced by proper combination of on-chip capacitance, on-chip resistance and package inductance.
引用
收藏
页码:946 / 951
页数:6
相关论文
共 50 条
  • [21] Chip-package co-design of a 4.7 GHz VCO
    Donnay, S
    Vaesen, K
    Pieters, P
    Diels, W
    Wambacq, P
    de Raedt, W
    Beyne, E
    Engels, M
    [J]. ICM'99: ELEVENTH INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, 1999, : 145 - 148
  • [22] Analysis of VCO jitter in chip-package co-design
    Parthasarathy, H
    Nayak, G
    Mukund, PR
    [J]. 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III, PROCEEDINGS, 2002, : 181 - 184
  • [23] Chip-package co-design of a 4.7 GHz VCO
    Vaesen, K
    Donnay, S
    Pieters, P
    Carchon, G
    Diels, W
    Wambacq, P
    De Raedt, W
    Beyne, E
    Engels, M
    Bolsens, I
    [J]. 2000 HD INTERNATIONAL CONFERENCE ON HIGH-DENSITY INTERCONNECT AND SYSTEMS PACKAGING, 2000, 4217 : 301 - 306
  • [24] System Aware Floorplanning for Chip-Package Co-design
    Pan, Tse-Han
    Franzon, Paul D.
    Srinivas, Vaishnav
    Nagarajan, Mahalingam
    Popovic, Darko
    [J]. 2023 IEEE 32ND CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS, EPEPS, 2023,
  • [25] Chip Package Co-design and Physical Verification for Heterogeneous Integration
    Sankaranarayanan, Rajsaktish
    Srinivasan, Archanna
    Zaliznyak, Arch
    Mittai, Sreelekha
    [J]. PROCEEDINGS OF THE 2021 TWENTY SECOND INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN (ISQED 2021), 2021, : 275 - 279
  • [26] Chip-package-board reliability of System-in-Package using laminate chip embedding technology based on Cu leadframe
    Fruehauf, Peter
    Munding, Andreas
    Pressel, Klaus
    Vogt, Michael
    Schwarz, Patrick
    [J]. 2018 7TH ELECTRONIC SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE (ESTC), 2018,
  • [27] Case Study on Chip-Package-Board Simulation for Millimeter-wave Integrated Circuit Design Purpose
    He, Lai
    Li, Wei
    [J]. 2019 12TH INTERNATIONAL WORKSHOP ON THE ELECTROMAGNETIC COMPATIBILITY OF INTEGRATED CIRCUITS (EMC COMPO 2019), 2019, : 275 - 277
  • [28] Chip-Package-Board Interactive PUF Utilizing Coupled Chaos Oscillators With Inductor
    Miura, Noriyuki
    Takahashi, Masanori
    Nagatomo, Kazuki
    Nagata, Makoto
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2018, 53 (10) : 2889 - 2897
  • [29] Fast Electromagnetic Modeling of 3D Interconnects on Chip-package-board
    Wu, Boping
    Chang, Xin
    Tsang, Leung
    Mo, Tingting
    [J]. PIERS 2010 CAMBRIDGE: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM PROCEEDINGS, VOLS 1 AND 2, 2010, : 769 - +
  • [30] Interoperability Enables a Complete RFIC/Package/Board Co-Design Flow
    Hartung, Juergen
    [J]. MICROWAVE JOURNAL, 2014, 57 (07) : 66 - 74