An accurate and efficient estimation of switching noise in synchronous digital circuits

被引:0
|
作者
Habal, HM [1 ]
Fiez, TS [1 ]
Mayaram, K [1 ]
机构
[1] Sch Elect Engn & Comp Sci, Corvallis, OR 97331 USA
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
A new method is presented to compress switching information in large digital circuits. This is combined with an efficient approach of generating the noise signatures of cells in a digital library that results in an accurate and efficient approach for estimating the noise generated in digital circuits. This method provides a practical approach to generating the digital switching noise for simulating substrate coupling noise in mixed-signal ICs. Orders of magnitude reduction in the memory and simulation time are achieved using this approach without significant loss of accuracy.
引用
收藏
页码:485 / 488
页数:4
相关论文
共 50 条
  • [1] Accurate and efficient simulation of synchronous digital switching noise in systems on a chip
    Habal, H
    Mayaram, K
    Fiez, TS
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (03) : 330 - 338
  • [2] Reduction of simultaneous switching noise in digital circuits
    Backenius, E.
    Vesterbacka, A.
    [J]. 24TH NORCHIP CONFERENCE, PROCEEDINGS, 2006, : 187 - +
  • [3] Effects of digital switching noise on analog circuits performance
    Boselli, Giorgio
    Trucco, Gabriella
    Liberali, Valentino
    [J]. 2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3, 2007, : 160 - 163
  • [4] Estimation of maximum switching activity in digital VLSI circuits
    Bobba, S
    Hajj, IN
    [J]. 40TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 1998, : 1130 - 1133
  • [5] Accurate and Efficient Estimation of Logic Circuits Reliability Bounds
    Ibrahim, Walid
    Shousha, Marwa
    Chinneck, John W.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (05) : 1217 - 1229
  • [6] Error probability in synchronous digital circuits due to power supply noise
    Martorell, Ferran
    Pons, Marc
    Rubio, Antonio
    Moll, Francesc
    [J]. 2007 INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA, 2007, : 170 - 175
  • [7] Impact of simultaneous switching noise on the static behavior of digital CMOS circuits
    Azais, F.
    Larguier, L.
    Renovell, M.
    [J]. PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 239 - 244
  • [8] Accurate modeling of simultaneous switching noise in low voltage digital VLSI
    Song, SW
    Ismail, M
    Moon, G
    Kim, DY
    [J]. ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 6: CIRCUITS ANALYSIS, DESIGN METHODS, AND APPLICATIONS, 1999, : 210 - 213
  • [9] An application of self-timed circuits to the reduction of switching noise in analog-digital circuits
    Jiménez, R
    Acosta, AJ
    Peralías, EJ
    Rueda, A
    [J]. INTEGRATED CIRCUIT DESIGN, PROCEEDINGS: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2000, 1918 : 295 - 305
  • [10] Estimation of on-chip simultaneous switching noise in VDSM CMOS circuits
    Tang, KT
    Friedman, EG
    [J]. 2000 INTERNATIONAL CONFERENCE ON MODELING AND SIMULATION OF MICROSYSTEMS, TECHNICAL PROCEEDINGS, 2000, : 313 - 316