Fabrication of Strained Ge on Insulator via Room Temperature Wafer Bonding

被引：0

作者：

Asadollahi, A. ^{[1
]}

Radamson, H. ^{[1
]}

Zabel, T. ^{[1
]}

Hellstrom, P. -E ^{[1
]}

Ostling, M. ^{[1
]}

机构：

[1] KTH Royal Inst Technol, Sch ICT, S-16440 Kista, Sweden

来源：

2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS) | 2014年

关键词：

ON-INSULATOR; SIGE; GERMANIUM; SUBSTRATE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work describes a strained germanium on insulator (GeOI) fabrication process using wafer bonding and etch-back techniques. The strained Ge layer is fabricated epitaxially using reduced pressure chemical vapor deposition (RPCVD). The strained Ge is grown pseudomorphic on top of a partially relaxed Si0.66Ge0.34 layer. Wafer bonding is performed at room temperature without post-anneal processes and the etch-back steps are performed without mechanical grinding and chemical mechanical polishing (CMP).

引用

页码：81 / 84

页数：4

共 50 条

[21] Room Temperature Wafer Bonding of Wide Bandgap Semiconductors
Mu, Fengwen
Wang, Yinghui
Suga, Tadatomo
SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS 15, 2018, 86 (05): : 3 - 21
[22] Silicon wafer direct bonding at room temperature in a vacuum
Kikai Gijutsu Kenkyusho Shoho, 3 (53-58):
[23] Room temperature photoluminescence from tensile-strained germanium-on-insulator fabricated by a Ge condensation technique
Huang, Shihao
Lu, Weifang
Li, Cheng
Huang, Wei
Lai, Hongkai
Chen, Songyan
2012 ASIA COMMUNICATIONS AND PHOTONICS CONFERENCE (ACP), 2012,
[24] Impact of thermal annealing on Ge-on-Insulator substrate fabricated by wafer bonding
Kang, J.
Yu, X.
Takenaka, M.
Takagi, S.
MATERIALS SCIENCE IN SEMICONDUCTOR PROCESSING, 2016, 42 : 259 - 263
[25] Fabrication of CMUTs with a Low Temperature Wafer Bonding Technology
Li, Zhikang
Zhao, Libo
Jiang, Zhuangde
Li, Ping
Hu, Yingjie
Zhao, Yulong
2015 IEEE SENSORS, 2015, : 1126 - 1129
[26] Room Temperature Direct Bonding and Debonding of Polymer Film on Glass Wafer for Fabrication of Flexible Electronic Devices
Takeuchi, K.
Fujino, M.
Suga, T.
Koizumi, M.
Someya, T.
2015 IEEE 65TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2015, : 700 - 704
[27] Fabrication, structural and electrical properties of compressively strained Ge-on-insulator substrates
Hartmann, J. M.
Sanchez, L.
Van Den Daele, W.
Abbadie, A.
Baud, L.
Truche, R.
Augendre, E.
Clavelier, L.
Cherkashin, N.
Hytch, M.
Cristoloveanu, S.
SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2010, 25 (07)
[28] Room temperature Si/Si wafer direct bonding in air
Wang, Chenxi
Higurashi, Eiji
Suga, Tadatomo
ICEPT: 2007 8TH INTERNATIONAL CONFERENCE ON ELECTRONICS PACKAGING TECHNOLOGY, PROCEEDINGS, 2007, : 552 - +
[29] Room temperature SiC wafer bonding using SAB methods
Mu, Fengwen
Wang, Yinghui
Iguchi, Kenichi
Nakazawa, Haruo
Suga, Tadatomo
PROCEEDINGS OF 2019 6TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2019, : 86 - 86
[30] LNOI photonics fabricated on Si wafer by room temperature bonding
Watanabe, Kaname
Yamaguchi, Yuya
Kanno, Atsushi
Takigawa, Ryo
2021 7TH INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2021, : 4 - 4

← 1 2 3 4 5 →