Fabrication of Strained Ge on Insulator via Room Temperature Wafer Bonding

被引：0

作者：

Asadollahi, A. ^{[1
]}

Radamson, H. ^{[1
]}

Zabel, T. ^{[1
]}

Hellstrom, P. -E ^{[1
]}

Ostling, M. ^{[1
]}

机构：

[1] KTH Royal Inst Technol, Sch ICT, S-16440 Kista, Sweden

来源：

2014 15TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON (ULIS) | 2014年

关键词：

ON-INSULATOR; SIGE; GERMANIUM; SUBSTRATE;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

This work describes a strained germanium on insulator (GeOI) fabrication process using wafer bonding and etch-back techniques. The strained Ge layer is fabricated epitaxially using reduced pressure chemical vapor deposition (RPCVD). The strained Ge is grown pseudomorphic on top of a partially relaxed Si0.66Ge0.34 layer. Wafer bonding is performed at room temperature without post-anneal processes and the etch-back steps are performed without mechanical grinding and chemical mechanical polishing (CMP).

引用

页码：81 / 84

页数：4

共 50 条

[1] Fabrication of Relaxed Germanium on Insulator via Room Temperature Wafer Bonding
Asadollahi, A.
Zabel, T.
Roupillard, G.
Radamson, H. H.
Hellstrom, P. -E
Ostling, M.
SIGE, GE, AND RELATED COMPOUNDS 6: MATERIALS, PROCESSING, AND DEVICES, 2014, 64 (06): : 533 - 541
[2] Strained Si, SiGe, and Ge on-insulator: review of wafer bonding fabrication techniques
Taraschi, G
Pitera, AJ
Fitzgerald, EA
SOLID-STATE ELECTRONICS, 2004, 48 (08) : 1297 - 1305
[3] Fabrication of GaAs-on-Insulator via Low Temperature Wafer Bonding and Sacrificial Etching of Ge by XeF2
Bai, Yu
Cole, Garrett D.
Bulsara, Mayank T.
Fitzgerald, Eugene A.
JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 2012, 159 (02) : H183 - H190
[4] Fabrication of silicon on insulator wafer with silicon carbide insulator layer by surface-activated bonding at room temperature
Koga, Yoshihiro
Kurita, Kazunari
JAPANESE JOURNAL OF APPLIED PHYSICS, 2020, 59 (05)
[5] Room temperature wafer bonding via polysilazane for vacuum sealing bonding
Takeuchi, Kai
Higurashi, Eiji
JAPANESE JOURNAL OF APPLIED PHYSICS, 2025, 64 (03)
[6] Relaxation of strained SiGe on insulator by direct wafer bonding
Maa, JS
Lee, JJ
Tweet, D
Hsu, ST
HIGH-MOBILITY GROUP-IV MATERIALS AND DEVICES, 2004, 809 : 57 - 62
[7] Si-Ge Heterostructures Fabricated by Room Temperature Wafer Bonding
Razek, N.
Dragoi, V
Jung, A.
von Kanel, H.
SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY, AND APPLICATIONS 15, 2018, 86 (05): : 191 - 197
[8] Fabrication of Strained-Si/Strained-Ge Heterostructures on Insulator
Leonardo Gomez
Michael Canonico
Meekyung Kim
Pouya Hashemi
Judy L. Hoyt
Journal of Electronic Materials, 2008, 37
[9] Fabrication of strained-Si/strained-Ge heterostructures on insulator
Gomez, Leonardo
Canonico, Michael
Kim, Meekyung
Hashemi, Pouya
Hoyt, Judy L.
JOURNAL OF ELECTRONIC MATERIALS, 2008, 37 (03) : 240 - 244
[10] Mechanisms for room temperature direct wafer bonding
Plach, T.
Hingerl, K.
Tollabimazraehno, S.
Hesser, G.
Dragoi, V.
Wimplinger, M.
JOURNAL OF APPLIED PHYSICS, 2013, 113 (09)

← 1 2 3 4 5 →