Accelerating Fully Homomorphic Encryption by Bridging Modular and Bit-Level Arithmetic

被引:0
|
作者
Chielle, Eduardo [1 ]
Mazonka, Oleg [1 ]
Gamil, Homer [1 ]
Maniatakos, Michail [1 ]
机构
[1] New York Univ Abu Dhabi, Ctr Cyber Secur, Abu Dhabi, U Arab Emirates
关键词
fully homomorphic encryption; privacy-preserving computation;
D O I
10.1145/3508352.3549415
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
The dramatic increase of data breaches in modern computing platforms has emphasized that access control is not sufficient to protect sensitive user data. Recent advances in cryptography allow end-to-end processing of encrypted data without the need for decryption using Fully Homomorphic Encryption (FHE). Such computation however, is still orders of magnitude slower than direct (unencrypted) computation. Depending on the underlying cryptographic scheme, FHE schemes can work natively either at bit-level using Boolean circuits, or over integers using modular arithmetic. Operations on integers are limited to addition/subtraction and multiplication. On the other hand, bit-level arithmetic is much more comprehensive allowing more operations, such as comparison and division. While modular arithmetic can emulate bit-level computation, there is a significant cost in performance. In this work, we propose a novel method, dubbed bridging, that blends faster and restricted modular computation with slower and comprehensive bit-level computation, making them both usable within the same application and with the same cryptographic scheme instantiation. We introduce and open source C++ types representing the two distinct arithmetic modes, offering the possibility to convert from one to the other. Experimental results show that bridging modular and bit-level arithmetic computation can lead to 1-2 orders of magnitude performance improvement for tested synthetic benchmarks, as well as one real-world FHE application: a genotype imputation case study.
引用
收藏
页数:9
相关论文
共 50 条
  • [21] Image encryption scheme with bit-level scrambling and multiplication diffusion
    Chun-Lai Li
    Yang Zhou
    Hong-Min Li
    Wei Feng
    Jian-Rong Du
    Multimedia Tools and Applications, 2021, 80 : 18479 - 18501
  • [22] Bit-Beading: Stringing bit-level MAC results for Accelerating Neural Networks
    Anwar, Zeeshan
    Longchar, Imlijungla
    Kapoor, Hemangee K.
    PROCEEDINGS OF THE 37TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, VLSID 2024 AND 23RD INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, ES 2024, 2024, : 216 - 221
  • [23] Bit Fusion: Bit-Level Dynamically Composable Architecture for Accelerating Deep Neural Networks
    Sharma, Hardik
    Park, Jongse
    Suda, Naveen
    Lai, Liangzhen
    Chau, Benson
    Chandra, Vikas
    Esmaeilzadeh, Hadi
    2018 ACM/IEEE 45TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), 2018, : 764 - 775
  • [24] Accelerating Fully Homomorphic Encryption Through Architecture-Centric Analysis and Optimization
    Jung, Wonkyung
    Lee, Eojin
    Kim, Sangpyo
    Kim, Jongmin
    Kim, Namhoon
    Lee, Keewoo
    Min, Chohong
    Cheon, Jung Hee
    Ahn, Jung Ho
    IEEE ACCESS, 2021, 9 : 98772 - 98789
  • [25] Accelerating Integer-based Fully Homomorphic Encryption using Comba Multiplication
    Moore, Ciara
    O'Neil, Maire
    Hanley, Neil
    O'Sullivan, Elizabeth
    PROCEEDINGS OF THE 2014 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS 2014), 2014, : 62 - 67
  • [26] Accelerating Fully Homomorphic Encryption Through Microarchitecture-Aware Analysis and Optimization
    Jung, Wonkyung
    Lee, Eojin
    Kim, Sangpyo
    Kim, Namhoon
    Lee, Keewoo
    Min, Chohong
    Cheon, Jung Hee
    Ahn, Jung Ho
    2021 IEEE INTERNATIONAL SYMPOSIUM ON PERFORMANCE ANALYSIS OF SYSTEMS AND SOFTWARE (ISPASS 2021), 2021, : 237 - 239
  • [27] MAD: Memory-Aware Design Techniques for Accelerating Fully Homomorphic Encryption
    Agrawal, Rashmi
    de Castro, Leo
    Juvekar, Chiraag
    Chandrakasan, Anantha
    Vaikuntanathan, Vinod
    Joshi, Ajay
    56TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO 2023, 2023, : 685 - 697
  • [28] Optimal bit-level arithmetic optimisation for high-speed circuits
    Um, J
    Kim, T
    ELECTRONICS LETTERS, 2000, 36 (05) : 405 - 407
  • [29] A chaotic color image encryption using integrated bit-level permutation
    Lin Teng
    Xingyuan Wang
    Juan Meng
    Multimedia Tools and Applications, 2018, 77 : 6883 - 6896
  • [30] A novel bit-level image encryption algorithm based on chaotic maps
    Xu, Lu
    Li, Zhi
    Li, Jian
    Hua, Wei
    OPTICS AND LASERS IN ENGINEERING, 2016, 78 : 17 - 25