Deformable Convolutional Networks for Efficient Mixed-Type Wafer Defect Pattern Recognition

被引:117
|
作者
Wang, Junliang [1 ]
Xu, Chuqiao [2 ]
Yang, Zhengliang [1 ]
Zhang, Jie [1 ]
Li, Xiaoou [3 ]
机构
[1] Donghua Univ, Coll Mech Engn, Shanghai 201620, Peoples R China
[2] Shanghai Jiao Tong Univ, Sch Mech Engn, Shanghai 200240, Peoples R China
[3] CINVESTAV IPN, Dept Comp Sci, Mexico City 07360, DF, Mexico
基金
中国国家自然科学基金;
关键词
Feature extraction; Pattern recognition; Semiconductor device modeling; Graphics; Machine learning; Integrated circuits; Task analysis; Semiconductor manufacturing; wafer defects; pattern recognition; deformable convolutional networks; NEURAL-NETWORK; SEMICONDUCTOR; CLASSIFICATION; DIAGNOSIS;
D O I
10.1109/TSM.2020.3020985
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
Defect pattern recognition (DPR) of wafer maps is critical for determining the root cause of production defects, which can provide insights for the yield improvement in wafer foundries. During wafer fabrication, several types of defects can be coupled together in a piece of wafer, it is called mixed-type defects DPR. To detect mixed-type defects is much more complicated because the combination of defects may vary a lot, from the type of defects, position, angle, number of defects, etc. Deep learning methods have been a good choice for complex pattern recognition problems. In this article, we propose a deformable convolutional network (DC-Net) for mixed-type DPR (MDPR) in which several types of defects are coupled together in a piece of wafer. A deformable convolutional unit is designed to selectively sample from mixed defects, then extract high-quality features from wafer maps. A multi-label output layer is improved with a one-hot encoding mechanism, which decomposes extract mixed features into each basic single defect. The experiment results indicate that the proposed DC-Net model outperforms conventional models and other deep learning models. Further results of the interpretable analysis reveal that the proposed DC-Net can accurately pinpoint the defects areas of wafer maps with noise points, which is beneficial for mixed-type DPR problems.
引用
收藏
页码:587 / 596
页数:10
相关论文
共 50 条
  • [31] Memory-Augmented Convolutional Neural Networks With Triplet Loss for Imbalanced Wafer Defect Pattern Classification
    Hyun, Yunseung
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (04) : 622 - 634
  • [32] DMWMNet: A novel dual-branch multi-level convolutional network for high-performance mixed-type wafer map defect detection in semiconductor manufacturing
    Zhang, Xiangyan
    Jiang, Zhong
    Yang, Hong
    Mo, Yadong
    Zhou, Linkun
    Zhang, Ying
    Li, Jian
    Wei, Shimin
    COMPUTERS IN INDUSTRY, 2024, 161
  • [33] Wafer Defect Map Classification Using Sparse Convolutional Networks
    di Bella, Roberto
    Carrera, Diego
    Rossi, Beatrice
    Fragneto, Pasqualina
    Boracchi, Giacomo
    IMAGE ANALYSIS AND PROCESSING - ICIAP 2019, PT II, 2019, 11752 : 125 - 136
  • [34] AN EFFICIENT ACCELERATOR DESIGN METHODOLOGY FOR DEFORMABLE CONVOLUTIONAL NETWORKS
    Ahn, Saehyun
    Chang, Jung-Woo
    Kang, Suk-Ju
    2020 IEEE INTERNATIONAL CONFERENCE ON IMAGE PROCESSING (ICIP), 2020, : 3075 - 3079
  • [35] Automatic modulation recognition based on mixed-type features
    Jiang, Xin-Rui
    Chen, Hui
    Zhao, Yao-Dong
    Wang, Wen-Qin
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2021, 108 (01) : 105 - 114
  • [36] Semi-Supervised Learning for Simultaneous Location Detection and Classification of Mixed-Type Defect Patterns in Wafer Bin Maps
    Lee, Hyuck
    Lee, Jaehyun
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2023, 36 (02) : 220 - 230
  • [37] Semi-Supervised Multi-Label Learning for Classification of Wafer Bin Maps With Mixed-Type Defect Patterns
    Lee, Hyuck
    Kim, Heeyoung
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (04) : 653 - 662
  • [38] Analysis of the pattern recognition algorithm of broadband satellite modulation signal under deformable convolutional neural networks
    Li, Hui
    Li, Ming
    PLOS ONE, 2020, 15 (07):
  • [39] TestDNA: Novel Wafer Defect Signature for Diagnosis and Pattern Recognition
    Li, Katherine Shu-Min
    Tsai, Nova Cheng-Yen
    Cheng, Ken Chau-Cheung
    Jiang, Xu-Hao
    Liao, Peter Yi-Yu
    Wang, Sying-Jyan
    Huang, Andrew Yi-Ann
    Chou, Leon
    Lee, Chen-Shiun
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2020, 33 (03) : 383 - 390
  • [40] Defect pattern recognition on Nano/Micro integrated circuits wafer
    Zhao, Xian
    Cue, Lirong
    2008 3RD IEEE INTERNATIONAL CONFERENCE ON NANO/MICRO ENGINEERED AND MOLECULAR SYSTEMS, VOLS 1-3, 2008, : 519 - 523